From: Richard Henderson <richard.henderson@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org
Subject: Re: [PULL 00/25] target-arm queue
Date: Tue, 28 Jun 2022 04:25:52 +0530 [thread overview]
Message-ID: <b0cf3b3d-053e-8577-97b0-5469d37f2ecd@linaro.org> (raw)
In-Reply-To: <20220627102236.3097629-1-peter.maydell@linaro.org>
On 6/27/22 15:52, Peter Maydell wrote:
> target-arm queue, mostly SME preliminaries.
>
> In the unlikely event we don't land the rest of SME before freeze
> for 7.1 we can revert the docs/property changes included here.
>
> -- PMM
>
> The following changes since commit 097ccbbbaf2681df1e65542e5b7d2b2d0c66e2bc:
>
> Merge tag 'qemu-sparc-20220626' of https://github.com/mcayland/qemu into staging (2022-06-27 05:21:05 +0530)
>
> are available in the Git repository at:
>
> https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20220627
>
> for you to fetch changes up to 59e1b8a22ea9f947d038ccac784de1020f266e14:
>
> target/arm: Check V7VE as well as LPAE in arm_pamax (2022-06-27 11:18:17 +0100)
>
> ----------------------------------------------------------------
> target-arm queue:
> * sphinx: change default language to 'en'
> * Diagnose attempts to emulate EL3 in hvf as well as kvm
> * More SME groundwork patches
> * virt: Fix calculation of physical address space size
> for v7VE CPUs (eg cortex-a15)
Applied, thanks. Please update https://wiki.qemu.org/ChangeLog/7.1 as appropriate.
r~
>
> ----------------------------------------------------------------
> Alexander Graf (2):
> accel: Introduce current_accel_name()
> target/arm: Catch invalid kvm state also for hvf
>
> Martin Liška (1):
> sphinx: change default language to 'en'
>
> Richard Henderson (22):
> target/arm: Implement TPIDR2_EL0
> target/arm: Add SMEEXC_EL to TB flags
> target/arm: Add syn_smetrap
> target/arm: Add ARM_CP_SME
> target/arm: Add SVCR
> target/arm: Add SMCR_ELx
> target/arm: Add SMIDR_EL1, SMPRI_EL1, SMPRIMAP_EL2
> target/arm: Add PSTATE.{SM,ZA} to TB flags
> target/arm: Add the SME ZA storage to CPUARMState
> target/arm: Implement SMSTART, SMSTOP
> target/arm: Move error for sve%d property to arm_cpu_sve_finalize
> target/arm: Create ARMVQMap
> target/arm: Generalize cpu_arm_{get,set}_vq
> target/arm: Generalize cpu_arm_{get, set}_default_vec_len
> target/arm: Move arm_cpu_*_finalize to internals.h
> target/arm: Unexport aarch64_add_*_properties
> target/arm: Add cpu properties for SME
> target/arm: Introduce sve_vqm1_for_el_sm
> target/arm: Add SVL to TB flags
> target/arm: Move pred_{full, gvec}_reg_{offset, size} to translate-a64.h
> target/arm: Extend arm_pamax to more than aarch64
> target/arm: Check V7VE as well as LPAE in arm_pamax
>
> docs/conf.py | 2 +-
> docs/system/arm/cpu-features.rst | 56 ++++++++++
> include/qemu/accel.h | 1 +
> target/arm/cpregs.h | 5 +
> target/arm/cpu.h | 103 ++++++++++++++-----
> target/arm/helper-sme.h | 21 ++++
> target/arm/helper.h | 1 +
> target/arm/internals.h | 4 +
> target/arm/syndrome.h | 14 +++
> target/arm/translate-a64.h | 38 +++++++
> target/arm/translate.h | 6 ++
> accel/accel-common.c | 8 ++
> hw/arm/virt.c | 10 +-
> softmmu/vl.c | 3 +-
> target/arm/cpu.c | 32 ++++--
> target/arm/cpu64.c | 205 ++++++++++++++++++++++++++++---------
> target/arm/helper.c | 213 +++++++++++++++++++++++++++++++++++++--
> target/arm/kvm64.c | 2 +-
> target/arm/machine.c | 34 +++++++
> target/arm/ptw.c | 26 +++--
> target/arm/sme_helper.c | 61 +++++++++++
> target/arm/translate-a64.c | 46 +++++++++
> target/arm/translate-sve.c | 36 -------
> target/arm/meson.build | 1 +
> 24 files changed, 782 insertions(+), 146 deletions(-)
> create mode 100644 target/arm/helper-sme.h
> create mode 100644 target/arm/sme_helper.c
>
next prev parent reply other threads:[~2022-06-27 22:57 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-06-27 10:22 [PULL 00/25] target-arm queue Peter Maydell
2022-06-27 10:22 ` [PULL 01/25] sphinx: change default language to 'en' Peter Maydell
2022-06-27 10:22 ` [PULL 02/25] accel: Introduce current_accel_name() Peter Maydell
2022-06-27 10:22 ` [PULL 03/25] target/arm: Catch invalid kvm state also for hvf Peter Maydell
2022-06-27 10:22 ` [PULL 04/25] target/arm: Implement TPIDR2_EL0 Peter Maydell
2022-06-27 10:22 ` [PULL 05/25] target/arm: Add SMEEXC_EL to TB flags Peter Maydell
2022-06-27 10:22 ` [PULL 06/25] target/arm: Add syn_smetrap Peter Maydell
2022-06-27 10:22 ` [PULL 07/25] target/arm: Add ARM_CP_SME Peter Maydell
2022-06-27 10:22 ` [PULL 08/25] target/arm: Add SVCR Peter Maydell
2022-06-27 10:22 ` [PULL 09/25] target/arm: Add SMCR_ELx Peter Maydell
2022-06-27 10:22 ` [PULL 10/25] target/arm: Add SMIDR_EL1, SMPRI_EL1, SMPRIMAP_EL2 Peter Maydell
2022-06-27 10:22 ` [PULL 11/25] target/arm: Add PSTATE.{SM,ZA} to TB flags Peter Maydell
2022-06-27 10:22 ` [PULL 12/25] target/arm: Add the SME ZA storage to CPUARMState Peter Maydell
2022-06-27 10:22 ` [PULL 13/25] target/arm: Implement SMSTART, SMSTOP Peter Maydell
2022-06-27 10:22 ` [PULL 14/25] target/arm: Move error for sve%d property to arm_cpu_sve_finalize Peter Maydell
2022-06-27 10:22 ` [PULL 15/25] target/arm: Create ARMVQMap Peter Maydell
2022-06-27 10:22 ` [PULL 16/25] target/arm: Generalize cpu_arm_{get,set}_vq Peter Maydell
2022-06-27 10:22 ` [PULL 17/25] target/arm: Generalize cpu_arm_{get, set}_default_vec_len Peter Maydell
2022-06-27 10:22 ` [PULL 18/25] target/arm: Move arm_cpu_*_finalize to internals.h Peter Maydell
2022-06-27 10:22 ` [PULL 19/25] target/arm: Unexport aarch64_add_*_properties Peter Maydell
2022-06-27 10:22 ` [PULL 20/25] target/arm: Add cpu properties for SME Peter Maydell
2022-06-27 10:22 ` [PULL 21/25] target/arm: Introduce sve_vqm1_for_el_sm Peter Maydell
2022-06-27 10:22 ` [PULL 22/25] target/arm: Add SVL to TB flags Peter Maydell
2022-06-27 10:22 ` [PULL 23/25] target/arm: Move pred_{full, gvec}_reg_{offset, size} to translate-a64.h Peter Maydell
2022-06-27 10:22 ` [PULL 24/25] target/arm: Extend arm_pamax to more than aarch64 Peter Maydell
2022-06-27 10:22 ` [PULL 25/25] target/arm: Check V7VE as well as LPAE in arm_pamax Peter Maydell
2022-06-27 22:55 ` Richard Henderson [this message]
-- strict thread matches above, loose matches on Subject: below --
2024-09-05 13:00 [PULL 00/25] target-arm queue Peter Maydell
2024-09-06 14:24 ` Peter Maydell
2023-02-27 14:00 Peter Maydell
2023-02-27 16:18 ` Peter Maydell
2021-06-16 13:35 Peter Maydell
2021-06-16 19:16 ` Peter Maydell
2020-07-13 14:10 Peter Maydell
2020-07-13 15:58 ` Peter Maydell
2020-07-14 14:52 ` Wu, Wentong
2020-07-14 14:55 ` Peter Maydell
2020-07-14 15:03 ` Wu, Wentong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b0cf3b3d-053e-8577-97b0-5469d37f2ecd@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).