From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: Andrea Bolognani <abologna@redhat.com>,
Heinrich Schuchardt <xypron.glpk@gmx.de>
Cc: Sunil V L <sunilvl@ventanamicro.com>,
qemu-devel@nongnu.org, Palmer Dabbelt <palmer@dabbelt.com>,
Alistair Francis <alistair.francis@wdc.com>,
Bin Meng <bin.meng@windriver.com>,
Weiwei Li <liweiwei@iscas.ac.cn>,
Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
qemu-riscv@nongnu.org
Subject: Re: [PATCH] hw/riscv: virt: Enable booting M-mode or S-mode FW from pflash0
Date: Fri, 21 Apr 2023 23:31:44 +0200 [thread overview]
Message-ID: <bcb3e2c4-e35f-58b7-5a58-8e5ba76754b4@linaro.org> (raw)
In-Reply-To: <CABJz62ME20bT8v9TK4h+RcujHK_eY+wRF1UK9aN+Ww8Fg_=QQg@mail.gmail.com>
On 21/4/23 18:48, Andrea Bolognani wrote:
> On Fri, Apr 21, 2023 at 04:36:15PM +0200, Heinrich Schuchardt wrote:
>> On 4/21/23 06:33, Sunil V L wrote:
>>> Currently, virt machine supports two pflash instances each with
>>> 32MB size. However, the first pflash is always assumed to
>>> contain M-mode firmware and reset vector is set to this if
>>> enabled. Hence, for S-mode payloads like EDK2, only one pflash
>>> instance is available for use. This means both code and NV variables
>>> of EDK2 will need to use the same pflash.
>>>
>>> The OS distros keep the EDK2 FW code as readonly. When non-volatile
>>> variables also need to share the same pflash, it is not possible
>>> to keep it as readonly since variables need write access.
>>>
>>> To resolve this issue, the code and NV variables need to be separated.
>>> But in that case we need an extra flash. Hence, modify the convention
>>> such that pflash0 will contain the M-mode FW only when "-bios none"
>>> option is used. Otherwise, pflash0 will contain the S-mode payload FW.
>>> This enables both pflash instances available for EDK2 use.
>>>
>>> Example usage:
>>> 1) pflash0 containing M-mode FW
>>> qemu-system-riscv64 -bios none -pflash <mmode_fw> -machine virt
>>> or
>>> qemu-system-riscv64 -bios none \
>>> -drive file=<mmode_fw>,if=pflash,format=raw,unit=0 -machine virt
>>>
>>> 2) pflash0 containing S-mode payload like EDK2
>>> qemu-system-riscv64 -pflash <smode_fw_code> -pflash <smode_vars> -machine virt
>>> or
>>> qemu-system-riscv64 -bios <opensbi_fw> \
>>> -pflash <smode_fw_code> \
>>> -pflash <smode_vars> \
>>> -machine virt
>>> or
>>> qemu-system-riscv64 -bios <opensbi_fw> \
>>> -drive file=<smode_fw_code>,if=pflash,format=raw,unit=0,readonly=on \
>>> -drive file=<smode_fw_vars>,if=pflash,format=raw,unit=1 \
>>> -machine virt
>>>
>>> Signed-off-by: Sunil V L <sunilvl@ventanamicro.com>
>>> Reported-by: Heinrich Schuchardt <xypron.glpk@gmx.de>
>>
>> QEMU 7.2 (and possibly 8.0 to be released) contains the old behavior.
>>
>> Changed use of command line parameters should depend on the version of
>> the virt machine, i.e. virt-7.2 should use the old behavior and virt as
>> alias for virt-8.0 should use the new behavior. Please, have a look at
>> the option handling in hw/arm/virt.c and macro DEFINE_VIRT_MACHINE().
>
> I would normally agree with you, but note that RISC-V doesn't have
> versioned machine types yet, so this kind of breakage is not
> necessarily unexpected.
>
> From libvirt's point of view, being able to detect whether the new
> behavior is implemented by looking for some machine type property
> would be enough to handle the transition smoothly. That would of
> course not help people running QEMU directly.
>
> For what it's worth, this change seems to go in the right direction
> by making things similar to other architectures (x86, Arm) so I'd
> love to see it happen.
Unfortunately another arch that followed the bad example of using
a R/W device for the CODE region and not a simple ROM.
next prev parent reply other threads:[~2023-04-21 21:33 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-21 4:33 [PATCH] hw/riscv: virt: Enable booting M-mode or S-mode FW from pflash0 Sunil V L
2023-04-21 4:39 ` Bin Meng
2023-04-21 4:44 ` Sunil V L
2023-04-21 4:46 ` Bin Meng
2023-04-21 14:36 ` Heinrich Schuchardt
2023-04-21 16:48 ` Andrea Bolognani
2023-04-21 21:31 ` Philippe Mathieu-Daudé [this message]
2023-04-26 15:08 ` Andrea Bolognani
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=bcb3e2c4-e35f-58b7-5a58-8e5ba76754b4@linaro.org \
--to=philmd@linaro.org \
--cc=abologna@redhat.com \
--cc=alistair.francis@wdc.com \
--cc=bin.meng@windriver.com \
--cc=dbarboza@ventanamicro.com \
--cc=liweiwei@iscas.ac.cn \
--cc=palmer@dabbelt.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=sunilvl@ventanamicro.com \
--cc=xypron.glpk@gmx.de \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).