From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: Eric Auger <eric.auger@redhat.com>, Cornelia Huck <cohuck@redhat.com>
Cc: qemu-devel@nongnu.org, Peter Maydell <peter.maydell@linaro.org>
Subject: Re: [PULL 06/43] arm/cpu: Store aa64pfr0/1 into the idregs array
Date: Wed, 20 Aug 2025 09:12:39 +0200 [thread overview]
Message-ID: <c6611e12-9af8-40df-b3ee-d9d79dc46ba4@linaro.org> (raw)
In-Reply-To: <20250701170720.4072660-7-peter.maydell@linaro.org>
Hi,
On 1/7/25 19:06, Peter Maydell wrote:
> From: Eric Auger <eric.auger@redhat.com>
>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> Reviewed-by: Sebastian Ott <sebott@redhat.com>
> Signed-off-by: Eric Auger <eric.auger@redhat.com>
> Signed-off-by: Cornelia Huck <cohuck@redhat.com>
> Message-id: 20250617153931.1330449-5-cohuck@redhat.com
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> target/arm/cpu-features.h | 40 ++++++++++++++++-----------------
> target/arm/cpu.h | 2 --
> target/arm/cpu.c | 29 ++++++++----------------
> target/arm/cpu64.c | 14 ++++--------
> target/arm/helper.c | 6 ++---
> target/arm/hvf/hvf.c | 9 ++++----
> target/arm/kvm.c | 12 +++++-----
> target/arm/tcg/cpu64.c | 47 ++++++++++++++++++---------------------
> 8 files changed, 68 insertions(+), 91 deletions(-)
> diff --git a/target/arm/hvf/hvf.c b/target/arm/hvf/hvf.c
> index 7554282410f..e1bfca5947c 100644
> --- a/target/arm/hvf/hvf.c
> +++ b/target/arm/hvf/hvf.c
> @@ -911,7 +911,8 @@ static bool hvf_arm_get_host_cpu_features(ARMHostCPUFeatures *ahcf)
> * - fix any assumptions we made that SME implies SVE (since
> * on the M4 there is SME but not SVE)
> */
> - host_isar.id_aa64pfr1 &= ~R_ID_AA64PFR1_SME_MASK;
> + SET_IDREG(&host_isar, ID_AA64PFR1,
> + GET_IDREG(&host_isar, ID_AA64PFR1) & ~R_ID_AA64PFR1_SME_MASK);
>
FYI when using:
C compiler for the host machine: gcc-15 (gcc 15.1.0 "gcc-15 (Homebrew
GCC 15.1.0) 15.1.0")
on macOS, I'm getting:
[757/815] Compiling C object
libqemu-aarch64-softmmu.a.p/target_arm_hvf_hvf.c.o
target/arm/hvf/hvf.c: In function 'hvf_arm_get_host_cpu_features':
target/arm/cpu.h:897:32: warning: declaration of 'i_' shadows a previous
local [-Wshadow=local]
897 | const ARMISARegisters *i_ = (ISAR);
\
| ^~
target/arm/cpu.h:892:39: note: in definition of macro 'SET_IDREG'
892 | i_->idregs[REG ## _EL1_IDX] = VALUE;
\
| ^~~~~
target/arm/hvf/hvf.c:818:15: note: in expansion of macro 'GET_IDREG'
818 | GET_IDREG(&host_isar, ID_AA64PFR1) &
~R_ID_AA64PFR1_SME_MASK);
| ^~~~~~~~~
target/arm/cpu.h:891:26: note: shadowed declaration is here
891 | ARMISARegisters *i_ = (ISAR);
\
| ^~
target/arm/hvf/hvf.c:817:5: note: in expansion of macro 'SET_IDREG'
817 | SET_IDREG(&host_isar, ID_AA64PFR1,
| ^~~~~~~~~
next prev parent reply other threads:[~2025-08-20 7:13 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-01 17:06 [PULL 00/43] target-arm queue Peter Maydell
2025-07-01 17:06 ` [PULL 01/43] MAINTAINERS: add myself as reviewer for Apple Silicon HVF Peter Maydell
2025-07-01 17:06 ` [PULL 02/43] target/arm: Make RETA[AB] UNDEF when pauth is not implemented Peter Maydell
2025-07-01 17:06 ` [PULL 03/43] arm/cpu: Add sysreg definitions in cpu-sysregs.h Peter Maydell
2025-07-01 17:06 ` [PULL 04/43] arm/cpu: Store aa64isar0/aa64zfr0 into the idregs arrays Peter Maydell
2025-07-01 17:06 ` [PULL 05/43] arm/cpu: Store aa64isar1/2 into the idregs array Peter Maydell
2025-07-01 17:06 ` [PULL 06/43] arm/cpu: Store aa64pfr0/1 " Peter Maydell
2025-08-20 7:12 ` Philippe Mathieu-Daudé [this message]
2025-07-01 17:06 ` [PULL 07/43] arm/cpu: Store aa64mmfr0-3 " Peter Maydell
2025-07-01 17:06 ` [PULL 08/43] arm/cpu: Store aa64dfr0/1 " Peter Maydell
2025-07-01 17:06 ` [PULL 09/43] arm/cpu: Store aa64smfr0 " Peter Maydell
2025-07-01 17:06 ` [PULL 10/43] arm/cpu: Store id_isar0-7 " Peter Maydell
2025-07-01 17:06 ` [PULL 11/43] arm/cpu: Store id_pfr0/1/2 " Peter Maydell
2025-07-01 17:06 ` [PULL 12/43] arm/cpu: Store id_dfr0/1 " Peter Maydell
2025-07-01 17:06 ` [PULL 13/43] arm/cpu: Store id_mmfr0-5 " Peter Maydell
2025-07-01 17:06 ` [PULL 14/43] arm/kvm: use fd instead of fdarray[2] Peter Maydell
2025-07-01 17:06 ` [PULL 15/43] hw/intc/gicv3_its: Do not check its_class_name() Peter Maydell
2025-07-01 17:06 ` [PULL 16/43] hw/arm/virt: Simplify logic for setting instance's 'tcg_its' variable Peter Maydell
2025-07-01 17:06 ` [PULL 17/43] hw/arm/virt: Simplify create_its() Peter Maydell
2025-07-01 17:06 ` [PULL 18/43] hw/arm/virt-acpi-build: Improve comment in build_iort Peter Maydell
2025-07-01 17:06 ` [PULL 19/43] hw/arm/virt-acpi-build: Factor out create_its_idmaps Peter Maydell
2025-07-01 17:06 ` [PULL 20/43] qtest/bios-tables-test: Add test for when ITS is off on aarch64 Peter Maydell
2025-07-01 17:06 ` [PULL 21/43] qtest/bios-tables-test: Add blobs for its=off test " Peter Maydell
2025-07-01 17:06 ` [PULL 22/43] hw/arm/virt-acpi-build: Fix ACPI IORT and MADT tables when its=off Peter Maydell
2025-07-01 17:06 ` [PULL 23/43] qtest/bios-tables-test: Update blobs for its=off test on aarch64 Peter Maydell
2025-07-01 17:07 ` [PULL 24/43] target/arm: Remove arm_handle_psci_call() stub Peter Maydell
2025-07-01 17:07 ` [PULL 25/43] target/arm: Reduce arm_cpu_post_init() declaration scope Peter Maydell
2025-07-01 17:07 ` [PULL 26/43] target/arm: Unify gen_exception_internal() Peter Maydell
2025-07-01 17:07 ` [PULL 27/43] target/arm/hvf: Directly re-lock BQL after hv_vcpu_run() Peter Maydell
2025-07-01 17:07 ` [PULL 28/43] target/arm/hvf: Trace hv_vcpu_run() failures Peter Maydell
2025-07-01 17:07 ` [PULL 29/43] accel/hvf: Trace VM memory mapping Peter Maydell
2025-07-01 17:07 ` [PULL 30/43] target/arm/hvf: Log $pc in hvf_unknown_hvc() trace event Peter Maydell
2025-07-01 17:07 ` [PULL 31/43] target/arm: Correct KVM & HVF dtb_compatible value Peter Maydell
2025-07-01 17:07 ` [PULL 32/43] target/arm/hvf: Pass @target_el argument to hvf_raise_exception() Peter Maydell
2025-07-01 17:07 ` [PULL 33/43] target/arm: Restrict system register properties to system binary Peter Maydell
2025-07-01 17:07 ` [PULL 34/43] hw/arm/virt: Make EL3-guest accel check an accept-list Peter Maydell
2025-07-01 17:07 ` [PULL 35/43] hw/arm/virt: Make EL2 accelerator " Peter Maydell
2025-07-01 17:07 ` [PULL 36/43] hw/arm/virt: Rename cpu_post_init() -> post_cpus_gic_realized() Peter Maydell
2025-07-01 17:07 ` [PULL 37/43] hw/arm/sbsa-ref: Tidy up use of RAMLIMIT_GB definition Peter Maydell
2025-07-01 17:07 ` [PULL 38/43] tests/functional: Set sbsa-ref machine type in each test function Peter Maydell
2025-07-01 17:07 ` [PULL 39/43] tests/functional: Restrict nested Aarch64 Xen test to TCG Peter Maydell
2025-07-01 17:07 ` [PULL 40/43] tests/functional: Require TCG to run Aarch64 imx8mp-evk test Peter Maydell
2025-07-01 17:07 ` [PULL 41/43] tests/functional: Add hvf_available() helper Peter Maydell
2025-07-01 17:07 ` [PULL 42/43] tests/functional: Expand Aarch64 SMMU tests to run on HVF accelerator Peter Maydell
2025-07-01 17:07 ` [PULL 43/43] tests/functional: test device passthrough on aarch64 Peter Maydell
2025-07-02 14:33 ` [PULL 00/43] target-arm queue Stefan Hajnoczi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=c6611e12-9af8-40df-b3ee-d9d79dc46ba4@linaro.org \
--to=philmd@linaro.org \
--cc=cohuck@redhat.com \
--cc=eric.auger@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).