From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Andrew Jones <drjones@redhat.com>,
qemu-devel@nongnu.org, qemu-arm@nongnu.org
Cc: peter.maydell@linaro.org, richard.henderson@linaro.org,
armbru@redhat.com, eric.auger@redhat.com, imammedo@redhat.com,
alex.bennee@linaro.org, Dave.Martin@arm.com
Subject: Re: [PATCH v6 2/9] tests: arm: Introduce cpu feature tests
Date: Wed, 16 Oct 2019 14:05:24 +0200 [thread overview]
Message-ID: <cec54f08-9508-13e5-600f-3442962a1642@redhat.com> (raw)
In-Reply-To: <20191016085408.24360-3-drjones@redhat.com>
Hi Andrew,
On 10/16/19 10:54 AM, Andrew Jones wrote:
> Now that Arm CPUs have advertised features lets add tests to ensure
> we maintain their expected availability with and without KVM.
>
> Signed-off-by: Andrew Jones <drjones@redhat.com>
> Reviewed-by: Eric Auger <eric.auger@redhat.com>
> ---
> tests/Makefile.include | 5 +-
> tests/arm-cpu-features.c | 242 +++++++++++++++++++++++++++++++++++++++
> 2 files changed, 246 insertions(+), 1 deletion(-)
> create mode 100644 tests/arm-cpu-features.c
>
> diff --git a/tests/Makefile.include b/tests/Makefile.include
> index 3543451ed309..8fd7c90b625e 100644
> --- a/tests/Makefile.include
> +++ b/tests/Makefile.include
> @@ -255,6 +255,7 @@ check-qtest-sparc64-$(CONFIG_ISA_TESTDEV) = tests/endianness-test$(EXESUF)
> check-qtest-sparc64-y += tests/prom-env-test$(EXESUF)
> check-qtest-sparc64-y += tests/boot-serial-test$(EXESUF)
>
> +check-qtest-arm-y += tests/arm-cpu-features$(EXESUF)
> check-qtest-arm-y += tests/microbit-test$(EXESUF)
> check-qtest-arm-y += tests/m25p80-test$(EXESUF)
> check-qtest-arm-y += tests/test-arm-mptimer$(EXESUF)
> @@ -262,7 +263,8 @@ check-qtest-arm-y += tests/boot-serial-test$(EXESUF)
> check-qtest-arm-y += tests/hexloader-test$(EXESUF)
> check-qtest-arm-$(CONFIG_PFLASH_CFI02) += tests/pflash-cfi02-test$(EXESUF)
>
> -check-qtest-aarch64-y = tests/numa-test$(EXESUF)
> +check-qtest-aarch64-y += tests/arm-cpu-features$(EXESUF)
> +check-qtest-aarch64-y += tests/numa-test$(EXESUF)
> check-qtest-aarch64-y += tests/boot-serial-test$(EXESUF)
> check-qtest-aarch64-y += tests/migration-test$(EXESUF)
> # TODO: once aarch64 TCG is fixed on ARM 32 bit host, make test unconditional
> @@ -827,6 +829,7 @@ tests/test-qapi-util$(EXESUF): tests/test-qapi-util.o $(test-util-obj-y)
> tests/numa-test$(EXESUF): tests/numa-test.o
> tests/vmgenid-test$(EXESUF): tests/vmgenid-test.o tests/boot-sector.o tests/acpi-utils.o
> tests/cdrom-test$(EXESUF): tests/cdrom-test.o tests/boot-sector.o $(libqos-obj-y)
> +tests/arm-cpu-features$(EXESUF): tests/arm-cpu-features.o
>
> tests/migration/stress$(EXESUF): tests/migration/stress.o
> $(call quiet-command, $(LINKPROG) -static -O3 $(PTHREAD_LIB) -o $@ $< ,"LINK","$(TARGET_DIR)$@")
> diff --git a/tests/arm-cpu-features.c b/tests/arm-cpu-features.c
> new file mode 100644
> index 000000000000..198ff6d6b495
> --- /dev/null
> +++ b/tests/arm-cpu-features.c
> @@ -0,0 +1,242 @@
> +/*
> + * Arm CPU feature test cases
> + *
> + * Copyright (c) 2019 Red Hat Inc.
> + * Authors:
> + * Andrew Jones <drjones@redhat.com>
> + *
> + * This work is licensed under the terms of the GNU GPL, version 2 or later.
> + * See the COPYING file in the top-level directory.
> + */
> +#include "qemu/osdep.h"
> +#include "libqtest.h"
> +#include "qapi/qmp/qdict.h"
> +#include "qapi/qmp/qjson.h"
> +
> +#define MACHINE "-machine virt,gic-version=max "
> +#define QUERY_HEAD "{ 'execute': 'query-cpu-model-expansion', " \
> + "'arguments': { 'type': 'full', "
> +#define QUERY_TAIL "}}"
> +
> +static QDict *do_query_no_props(QTestState *qts, const char *cpu_type)
> +{
> + return qtest_qmp(qts, QUERY_HEAD "'model': { 'name': %s }"
> + QUERY_TAIL, cpu_type);
> +}
> +
> +static QDict *do_query(QTestState *qts, const char *cpu_type,
> + const char *fmt, ...)
> +{
> + QDict *resp;
> +
> + if (fmt) {
> + QDict *args;
> + va_list ap;
> +
> + va_start(ap, fmt);
> + args = qdict_from_vjsonf_nofail(fmt, ap);
> + va_end(ap);
> +
> + resp = qtest_qmp(qts, QUERY_HEAD "'model': { 'name': %s, "
> + "'props': %p }"
> + QUERY_TAIL, cpu_type, args);
> + } else {
> + resp = do_query_no_props(qts, cpu_type);
> + }
> +
> + return resp;
> +}
> +
> +static const char *resp_get_error(QDict *resp)
> +{
> + QDict *qdict;
> +
> + g_assert(resp);
> +
> + qdict = qdict_get_qdict(resp, "error");
> + if (qdict) {
> + return qdict_get_str(qdict, "desc");
> + }
> + return NULL;
> +}
> +
> +#define assert_error(qts, cpu_type, expected_error, fmt, ...) \
> +({ \
> + QDict *_resp; \
> + const char *_error; \
> + \
> + _resp = do_query(qts, cpu_type, fmt, ##__VA_ARGS__); \
> + g_assert(_resp); \
> + _error = resp_get_error(_resp); \
> + g_assert(_error); \
> + g_assert(g_str_equal(_error, expected_error)); \
> + qobject_unref(_resp); \
> +})
> +
> +static bool resp_has_props(QDict *resp)
> +{
> + QDict *qdict;
> +
> + g_assert(resp);
> +
> + if (!qdict_haskey(resp, "return")) {
> + return false;
> + }
> + qdict = qdict_get_qdict(resp, "return");
> +
> + if (!qdict_haskey(qdict, "model")) {
> + return false;
> + }
> + qdict = qdict_get_qdict(qdict, "model");
> +
> + return qdict_haskey(qdict, "props");
> +}
> +
> +static QDict *resp_get_props(QDict *resp)
> +{
> + QDict *qdict;
> +
> + g_assert(resp);
> + g_assert(resp_has_props(resp));
> +
> + qdict = qdict_get_qdict(resp, "return");
> + qdict = qdict_get_qdict(qdict, "model");
> + qdict = qdict_get_qdict(qdict, "props");
> + return qdict;
> +}
> +
> +#define assert_has_feature(qts, cpu_type, feature) \
> +({ \
> + QDict *_resp = do_query_no_props(qts, cpu_type); \
> + g_assert(_resp); \
> + g_assert(resp_has_props(_resp)); \
> + g_assert(qdict_get(resp_get_props(_resp), feature)); \
> + qobject_unref(_resp); \
> +})
> +
> +#define assert_has_not_feature(qts, cpu_type, feature) \
> +({ \
> + QDict *_resp = do_query_no_props(qts, cpu_type); \
> + g_assert(_resp); \
> + g_assert(resp_has_props(_resp)); \
> + g_assert(!qdict_get(resp_get_props(_resp), feature)); \
> + qobject_unref(_resp); \
> +})
> +
> +static void assert_type_full(QTestState *qts)
> +{
> + const char *error;
> + QDict *resp;
> +
> + resp = qtest_qmp(qts, "{ 'execute': 'query-cpu-model-expansion', "
> + "'arguments': { 'type': 'static', "
> + "'model': { 'name': 'foo' }}}");
> + g_assert(resp);
> + error = resp_get_error(resp);
> + g_assert(error);
> + g_assert(g_str_equal(error,
> + "The requested expansion type is not supported"));
> + qobject_unref(resp);
> +}
> +
> +static void assert_bad_props(QTestState *qts, const char *cpu_type)
> +{
> + const char *error;
> + QDict *resp;
> +
> + resp = qtest_qmp(qts, "{ 'execute': 'query-cpu-model-expansion', "
> + "'arguments': { 'type': 'full', "
> + "'model': { 'name': %s, "
> + "'props': false }}}",
> + cpu_type);
> + g_assert(resp);
> + error = resp_get_error(resp);
> + g_assert(error);
> + g_assert(g_str_equal(error,
> + "Invalid parameter type for 'props', expected: dict"));
> + qobject_unref(resp);
> +}
> +
> +static void test_query_cpu_model_expansion(const void *data)
> +{
> + QTestState *qts;
> +
> + qts = qtest_init(MACHINE "-cpu max");
> +
> + /* Test common query-cpu-model-expansion input validation */
> + assert_type_full(qts);
> + assert_bad_props(qts, "max");
> + assert_error(qts, "foo", "The CPU type 'foo' is not a recognized "
> + "ARM CPU type", NULL);
> + assert_error(qts, "max", "Parameter 'not-a-prop' is unexpected",
> + "{ 'not-a-prop': false }");
> + assert_error(qts, "host", "The CPU type 'host' requires KVM", NULL);
> +
> + /* Test expected feature presence/absence for some cpu types */
> + assert_has_feature(qts, "max", "pmu");
> + assert_has_feature(qts, "cortex-a15", "pmu");
> + assert_has_not_feature(qts, "cortex-a15", "aarch64");
> +
> + if (g_str_equal(qtest_get_arch(), "aarch64")) {
> + assert_has_feature(qts, "max", "aarch64");
> + assert_has_feature(qts, "cortex-a57", "pmu");
> + assert_has_feature(qts, "cortex-a57", "aarch64");
> +
> + /* Test that features that depend on KVM generate errors without. */
> + assert_error(qts, "max",
> + "'aarch64' feature cannot be disabled "
> + "unless KVM is enabled and 32-bit EL1 "
> + "is supported",
> + "{ 'aarch64': false }");
> + }
> +
> + qtest_quit(qts);
> +}
> +
> +static void test_query_cpu_model_expansion_kvm(const void *data)
> +{
> + QTestState *qts;
> +
> + qts = qtest_init(MACHINE "-accel kvm -cpu host");
> +
> + assert_has_feature(qts, "host", "pmu");
Have you tried this on a ARM host? I wanted to but don't have access to
one :(
> +
> + if (g_str_equal(qtest_get_arch(), "aarch64")) {
> + assert_has_feature(qts, "host", "aarch64");
> +
> + assert_error(qts, "cortex-a15",
> + "We cannot guarantee the CPU type 'cortex-a15' works "
> + "with KVM on this host", NULL);
> + } else {
> + assert_error(qts, "host",
> + "'pmu' feature not supported by KVM on this host",
> + "{ 'pmu': true }");
> + }
> +
> + qtest_quit(qts);
> +}
> +
> +int main(int argc, char **argv)
> +{
> + bool kvm_available = false;
> +
> + if (!access("/dev/kvm", R_OK | W_OK)) {
> +#if defined(HOST_AARCH64)
> + kvm_available = g_str_equal(qtest_get_arch(), "aarch64");
> +#elif defined(HOST_ARM)
> + kvm_available = g_str_equal(qtest_get_arch(), "arm");
> +#endif
> + }
> +
> + g_test_init(&argc, &argv, NULL);
> +
> + qtest_add_data_func("/arm/query-cpu-model-expansion",
> + NULL, test_query_cpu_model_expansion);
> +
> + if (kvm_available) {
> + qtest_add_data_func("/arm/kvm/query-cpu-model-expansion",
> + NULL, test_query_cpu_model_expansion_kvm);
> + }
> +
> + return g_test_run();
> +}
>
next prev parent reply other threads:[~2019-10-16 12:06 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-10-16 8:53 [PATCH v6 0/9] target/arm/kvm: enable SVE in guests Andrew Jones
2019-10-16 8:54 ` [PATCH v6 1/9] target/arm/monitor: Introduce qmp_query_cpu_model_expansion Andrew Jones
2019-10-22 15:39 ` Beata Michalska
2019-10-16 8:54 ` [PATCH v6 2/9] tests: arm: Introduce cpu feature tests Andrew Jones
2019-10-16 12:05 ` Philippe Mathieu-Daudé [this message]
2019-10-16 12:21 ` Andrew Jones
2019-10-16 12:26 ` Philippe Mathieu-Daudé
2019-10-16 13:34 ` Andrew Jones
2019-10-16 8:54 ` [PATCH v6 3/9] target/arm: Allow SVE to be disabled via a CPU property Andrew Jones
2019-10-17 16:42 ` Masayoshi Mizuma
2019-10-22 15:41 ` Beata Michalska
2019-10-16 8:54 ` [PATCH v6 4/9] target/arm/cpu64: max cpu: Introduce sve<N> properties Andrew Jones
2019-10-17 16:43 ` Masayoshi Mizuma
2019-10-22 15:43 ` Beata Michalska
2019-10-16 8:54 ` [PATCH v6 5/9] target/arm/kvm64: Add kvm_arch_get/put_sve Andrew Jones
2019-10-17 16:43 ` Masayoshi Mizuma
2019-10-16 8:54 ` [PATCH v6 6/9] target/arm/kvm64: max cpu: Enable SVE when available Andrew Jones
2019-10-17 16:43 ` Masayoshi Mizuma
2019-10-22 15:44 ` Beata Michalska
2019-10-16 8:54 ` [PATCH v6 7/9] target/arm/kvm: scratch vcpu: Preserve input kvm_vcpu_init features Andrew Jones
2019-10-17 16:44 ` Masayoshi Mizuma
2019-10-22 15:45 ` Beata Michalska
2019-10-16 8:54 ` [PATCH v6 8/9] target/arm/cpu64: max cpu: Support sve properties with KVM Andrew Jones
2019-10-17 16:44 ` Masayoshi Mizuma
2019-10-16 8:54 ` [PATCH v6 9/9] target/arm/kvm: host cpu: Add support for sve<N> properties Andrew Jones
2019-10-17 16:44 ` Masayoshi Mizuma
2019-10-21 12:36 ` [PATCH v6 0/9] target/arm/kvm: enable SVE in guests Peter Maydell
2019-10-21 12:54 ` Philippe Mathieu-Daudé
2019-10-21 14:23 ` Andrew Jones
2019-10-21 15:43 ` Peter Maydell
2019-10-21 16:12 ` Andrew Jones
2019-10-21 16:18 ` Peter Maydell
2019-10-22 10:29 ` Peter Maydell
2019-10-22 13:49 ` Andrew Jones
2019-10-24 11:40 ` Andrew Jones
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cec54f08-9508-13e5-600f-3442962a1642@redhat.com \
--to=philmd@redhat.com \
--cc=Dave.Martin@arm.com \
--cc=alex.bennee@linaro.org \
--cc=armbru@redhat.com \
--cc=drjones@redhat.com \
--cc=eric.auger@redhat.com \
--cc=imammedo@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).