From: Alistair Francis <Alistair.Francis@wdc.com>
To: "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
"qemu-riscv@nongnu.org" <qemu-riscv@nongnu.org>
Cc: Alistair Francis <Alistair.Francis@wdc.com>,
"alistair23@gmail.com" <alistair23@gmail.com>,
"stephen@eideticom.com" <stephen@eideticom.com>,
"palmer@sifive.com" <palmer@sifive.com>
Subject: [Qemu-devel] [PATCH v8 0/4] Connect a PCIe host and graphics support to RISC-V
Date: Tue, 11 Dec 2018 22:37:07 +0000 [thread overview]
Message-ID: <cover.1544567709.git.alistair.francis@wdc.com> (raw)
This series is now ready to be merged, all of the patches are reviewed
and tested.
Palmer can you take this with all the other RISC-V patches sent during
the freeze?
V8:
- Drop SiFive U support
- Drop legacy -nic support
- Small other review changes
V7:
- Fix the GPEX memory mapping thanks to Bin Meng
- Fix the interrupt mapping thanks to Logan Gunthorpe
V6:
- Fix the interrupt issue for the GPEX device
V5:
- Rebase
- Include pci.mak in the default configs
V4:
- Fix the spike device tree
- Don't use stdvga device
V3:
- Remove Makefile config changes
- Connect a network adapter to the virt device
V2:
- Use the gpex PCIe host for virt
- Add support for SiFive U PCIe
Alistair Francis (4):
hw/riscv/virt: Increase the number of interrupts
hw/riscv/virt: Adjust memory layout spacing
hw/riscv/virt: Connect the gpex PCIe
riscv: Enable VGA and PCIE_VGA
default-configs/riscv32-softmmu.mak | 8 +-
default-configs/riscv64-softmmu.mak | 8 +-
hw/riscv/virt.c | 147 ++++++++++++++++++++++++++--
include/hw/riscv/virt.h | 15 ++-
4 files changed, 165 insertions(+), 13 deletions(-)
--
2.19.1
next reply other threads:[~2018-12-11 22:37 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-12-11 22:37 Alistair Francis [this message]
2018-12-11 22:37 ` [Qemu-devel] [PATCH v8 1/4] hw/riscv/virt: Increase the number of interrupts Alistair Francis
2018-12-11 22:37 ` [Qemu-devel] [PATCH v8 2/4] hw/riscv/virt: Adjust memory layout spacing Alistair Francis
2018-12-11 22:37 ` [Qemu-devel] [PATCH v8 3/4] hw/riscv/virt: Connect the gpex PCIe Alistair Francis
2018-12-11 22:37 ` [Qemu-devel] [PATCH v8 4/4] riscv: Enable VGA and PCIE_VGA Alistair Francis
2018-12-11 22:48 ` [Qemu-devel] [PATCH v8 0/4] Connect a PCIe host and graphics support to RISC-V Palmer Dabbelt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1544567709.git.alistair.francis@wdc.com \
--to=alistair.francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=palmer@sifive.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=stephen@eideticom.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).