qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Alistair Francis <alistair.francis@wdc.com>
To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org
Cc: alistair.francis@wdc.com, palmer@dabbelt.com, alistair23@gmail.com
Subject: [PATCH v1 0/3] hw/riscv: Add a serial property to the sifive_u machine
Date: Tue,  3 Mar 2020 17:29:06 -0800	[thread overview]
Message-ID: <cover.1583285287.git.alistair.francis@wdc.com> (raw)

At present the board serial number is hard-coded to 1, and passed
to OTP model during initialization. Firmware (FSBL, U-Boot) uses
the serial number to generate a unique MAC address for the on-chip
ethernet controller. When multiple QEMU 'sifive_u' instances are
created and connected to the same subnet, they all have the same
MAC address hence it creates a unusable network.

A new "serial" property is introduced to specify the board serial
number. When not given, the default serial number 1 is used.

Alistair Francis (2):
  riscv/sifive_u: Fix up file ordering
  riscv/sifive_u: Add a serial property to the sifive_u SoC

Bin Meng (1):
  riscv/sifive_u: Add a serial property to the sifive_u machine

 hw/riscv/sifive_u.c         | 135 +++++++++++++++++++++---------------
 include/hw/riscv/sifive_u.h |   3 +
 2 files changed, 84 insertions(+), 54 deletions(-)

-- 
2.25.1



             reply	other threads:[~2020-03-04  1:37 UTC|newest]

Thread overview: 12+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-03-04  1:29 Alistair Francis [this message]
2020-03-04  1:29 ` [PATCH v1 1/3] riscv/sifive_u: Fix up file ordering Alistair Francis
2020-03-04 14:09   ` Bin Meng
2020-03-04 23:54     ` Alistair Francis
2020-03-04  1:29 ` [PATCH v1 2/3] riscv/sifive_u: Add a serial property to the sifive_u SoC Alistair Francis
2020-03-04 14:47   ` Bin Meng
2020-03-04 23:06     ` Alistair Francis
2020-03-05  9:30       ` Bin Meng
2020-03-05 16:45         ` Alistair Francis
2020-03-06  0:09           ` Bin Meng
2020-03-06 19:51             ` Alistair Francis
2020-03-04  1:29 ` [PATCH v1 3/3] riscv/sifive_u: Add a serial property to the sifive_u machine Alistair Francis

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cover.1583285287.git.alistair.francis@wdc.com \
    --to=alistair.francis@wdc.com \
    --cc=alistair23@gmail.com \
    --cc=palmer@dabbelt.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).