From: BALATON Zoltan <balaton@eik.bme.hu>
To: qemu-devel@nongnu.org, qemu-ppc@nongnu.org
Cc: Howard Spoelstra <hsp.cat7@gmail.com>,
Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,
David Gibson <david@gibson.dropbear.id.au>
Subject: [PATCH v2 0/5] Mac Old World ROM experiment
Date: Sat, 13 Jun 2020 15:36:15 +0200 [thread overview]
Message-ID: <cover.1592055375.git.balaton@eik.bme.hu> (raw)
Version 2 with some more tweaks this now starts but drops in a Serial
Test Manager (see below) presumably because some POST step is failing,
I let others who know more about this machine figure out what's
missing from here.
Regards,
BALATON Zoltan
1 :pci_update_mappings_add d=0x55a1bb6254a0 00:01.0 0,0xf3000000+0x80000
1 pci_cfg_read grackle 00:0 @0x0 -> 0x21057
1 pci_cfg_read grackle 00:0 @0xa8 -> 0x0
1 pci_cfg_write grackle 00:0 @0xa8 <- 0x40e0c
1 pci_cfg_read grackle 00:0 @0xac -> 0x0
1 pci_cfg_write grackle 00:0 @0xac <- 0x12000000
1 pci_cfg_read grackle 00:0 @0xac -> 0x12000000
1 pci_cfg_write grackle 00:0 @0xac <- 0x2000000
1 pci_cfg_read grackle 00:0 @0x70 -> 0x0
1 pci_cfg_write grackle 00:0 @0x70 <- 0x11000000
1 machine_id_read(0, 2)
1 pci_cfg_read grackle 00:0 @0x8 -> 0x6000140
1 pci_cfg_read grackle 00:0 @0xf0 -> 0x0
1 pci_cfg_write grackle 00:0 @0xf0 <- 0x12900000
1 machine_id_read(0, 2)
1 portA_write unimplemented
1 CUDA: unknown command 0x22
1 CUDA: unknown command 0x26
3 CUDA: unknown command 0x25
1 pci_cfg_write grackle 00:0 @0x80 <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0x88 <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0x90 <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0x98 <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0x84 <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0x8c <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0x94 <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0x9c <- 0xffffffff
1 pci_cfg_write grackle 00:0 @0xa0 <- 0x0
1 pci_cfg_read grackle 00:0 @0xf0 -> 0x12900000
1 pci_cfg_write grackle 00:0 @0xf0 <- 0x12900000
1 machine_id_read(0, 2)
1 pci_cfg_read grackle 00:0 @0x8 -> 0x6000140
1 pci_cfg_read grackle 00:0 @0xf0 -> 0x12900000
1 pci_cfg_write grackle 00:0 @0xf0 <- 0x12940000
1 pci_cfg_write grackle 00:0 @0xf0 <- 0x12940000
1 pci_cfg_write grackle 00:0 @0xf4 <- 0x40010fe4
1 pci_cfg_write grackle 00:0 @0xf8 <- 0x7302293
1 pci_cfg_write grackle 00:0 @0xfc <- 0x25302220
1 pci_cfg_read grackle 00:0 @0xa0 -> 0x0
1 pci_cfg_write grackle 00:0 @0xa0 <- 0x67000000
1 pci_cfg_read grackle 00:0 @0xf0 -> 0x12940000
1 pci_cfg_write grackle 00:0 @0xf0 <- 0x129c0000
550755 Unassigned mem read 00000000f3014020
1
1 >?
1 ***************************************
1 * *
1 * Serial Test Manager *
1 * *
1 ***************************************
1
1 T) Execute a test, single test number follows command
1 T0) Run ROM Checksum Test
1 T1) Run Address Line Test
1 T2) Run Data Line Test
1 T3) Run Simple RAM Test
1 T4) Run Mod3 Forward Test
1 T5) Run Mod3 Reverse Test
1 T6) Run NVRAM Test
1 T8) Run AddrPattern Test
1 T9) Run NTAWord Test
1 A) Execute all ROM-based tests
1 Q) Quick test
1 X) Exit STM (Continue booting)
1 ?) Print this menu
1
1 >
BALATON Zoltan (5):
mac_oldworld: Allow loading binary ROM image
mac_oldworld: Add machine ID register
grackle: Set revision in PCI config to match hardware
mac_oldworld: Rename ppc_heathrow_reset reset to
ppc_heathrow_cpu_reset
mac_oldworld: Map macio to expected address at reset
hw/pci-host/grackle.c | 2 +-
hw/ppc/mac.h | 12 +++++++++
hw/ppc/mac_oldworld.c | 59 +++++++++++++++++++++++++++++++++----------
3 files changed, 59 insertions(+), 14 deletions(-)
--
2.21.3
next reply other threads:[~2020-06-13 13:46 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-13 13:36 BALATON Zoltan [this message]
2020-06-13 13:36 ` [PATCH v2 1/5] mac_oldworld: Allow loading binary ROM image BALATON Zoltan
2020-06-14 10:46 ` Mark Cave-Ayland
2020-06-14 14:46 ` BALATON Zoltan
2020-06-13 13:36 ` [PATCH v2 2/5] mac_oldworld: Add machine ID register BALATON Zoltan
2020-06-13 13:36 ` [PATCH v2 4/5] mac_oldworld: Rename ppc_heathrow_reset reset to ppc_heathrow_cpu_reset BALATON Zoltan
2020-06-13 18:10 ` Philippe Mathieu-Daudé
2020-06-14 10:54 ` Mark Cave-Ayland
2020-06-14 14:17 ` BALATON Zoltan
2020-06-13 13:36 ` [PATCH v2 5/5] mac_oldworld: Map macio to expected address at reset BALATON Zoltan
2020-06-13 18:14 ` Philippe Mathieu-Daudé
2020-06-13 18:27 ` BALATON Zoltan
2020-06-14 10:58 ` Mark Cave-Ayland
2020-06-14 14:23 ` BALATON Zoltan
2020-06-13 13:36 ` [PATCH v2 3/5] grackle: Set revision in PCI config to match hardware BALATON Zoltan
2020-06-14 10:47 ` Mark Cave-Ayland
2020-06-14 14:03 ` BALATON Zoltan
2020-06-13 18:03 ` [PATCH v2 0/5] Mac Old World ROM experiment BALATON Zoltan
2020-06-13 19:36 ` BALATON Zoltan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1592055375.git.balaton@eik.bme.hu \
--to=balaton@eik.bme.hu \
--cc=david@gibson.dropbear.id.au \
--cc=hsp.cat7@gmail.com \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).