From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:51886) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gNZy1-0007jm-Rl for qemu-devel@nongnu.org; Fri, 16 Nov 2018 03:59:10 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gNZy1-0006FJ-63 for qemu-devel@nongnu.org; Fri, 16 Nov 2018 03:59:09 -0500 Received: from mail-wr1-x443.google.com ([2a00:1450:4864:20::443]:34883) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gNZy0-0006Es-W5 for qemu-devel@nongnu.org; Fri, 16 Nov 2018 03:59:09 -0500 Received: by mail-wr1-x443.google.com with SMTP id 96so7135658wrb.2 for ; Fri, 16 Nov 2018 00:59:08 -0800 (PST) References: <7961f2bc55e109ff10543c4665c5cbc3c75a5bf7.1542321076.git.alistair.francis@wdc.com> From: Richard Henderson Message-ID: Date: Fri, 16 Nov 2018 09:59:04 +0100 MIME-Version: 1.0 In-Reply-To: <7961f2bc55e109ff10543c4665c5cbc3c75a5bf7.1542321076.git.alistair.francis@wdc.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Subject: Re: [Qemu-devel] [RFC v1 14/23] riscv: tcg-target: Add the out load and store instructions List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Alistair Francis , "qemu-devel@nongnu.org" , "qemu-riscv@nongnu.org" Cc: "alistair23@gmail.com" On 11/15/18 11:36 PM, Alistair Francis wrote: > Signed-off-by: Alistair Francis > Signed-off-by: Michael Clark > --- > tcg/riscv/tcg-target.inc.c | 56 ++++++++++++++++++++++++++++++++++++++ > 1 file changed, 56 insertions(+) > > diff --git a/tcg/riscv/tcg-target.inc.c b/tcg/riscv/tcg-target.inc.c > index 646a4d3ebd..bc433170c4 100644 > --- a/tcg/riscv/tcg-target.inc.c > +++ b/tcg/riscv/tcg-target.inc.c > @@ -518,6 +518,62 @@ static void tcg_out_ext32s(TCGContext *s, TCGReg ret, TCGReg arg) > tcg_out_opc_imm(s, OPC_ADDIW, ret, arg, 0); > } > > +static void tcg_out_ldst(TCGContext *s, RISCVInsn opc, TCGReg data, > + TCGReg addr, intptr_t offset) > +{ > + int32_t imm12 = sextract32(offset, 0, 12); sextract64 for rv64. Otherwise, Reviewed-by: Richard Henderson r~