From: Paolo Bonzini <pbonzini@redhat.com>
To: Robert Hoo <robert.hu@linux.intel.com>,
Eduardo Habkost <ehabkost@redhat.com>
Cc: robert.hu@intel.com, qemu-devel@nongnu.org, rth@twiddle.net
Subject: Re: [Qemu-devel] [PATCH v2 2/5] i386: Add CPUID bit and feature words for IA32_ARCH_CAPABILITIES MSR
Date: Thu, 12 Jul 2018 17:47:57 +0200 [thread overview]
Message-ID: <d6e4bc7e-339d-34ab-f61b-8dc3fe5cb16f@redhat.com> (raw)
In-Reply-To: <1531387131.78672.1.camel@linux.intel.com>
On 12/07/2018 11:18, Robert Hoo wrote:
>>> And you'd like to set IA32_ARCH_CAPABILITIES.RSBA by default in qemu or
>>> kvm layer?
>> Probably we need to make this decision in QEMU. If KVM set RSBA
>> automatically on .get_msr_feature(), QEMU won't be able to
>> differentiate a host with RSBA set from a host with RSBA unset.
>>
> What's the default value for MSR IA32_ARCH_CAPABILITIES? is it clear
> now?
>
It's the host value. However, QEMU never sets the CPUID bit so it
doesn't matter if you are using QEMU.
Paolo
next prev parent reply other threads:[~2018-07-12 15:48 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-27 11:27 [Qemu-devel] [PATCH v2 0/5] Add Icelake CPU model Robert Hoo
2018-06-27 11:27 ` [Qemu-devel] [PATCH v2 1/5] i386: Add support for IA32_PRED_CMD and IA32_ARCH_CAPABILITIES MSRs Robert Hoo
2018-06-27 17:03 ` Eduardo Habkost
2018-06-28 9:25 ` Robert Hoo
2018-06-28 13:56 ` Eduardo Habkost
2018-06-28 14:20 ` Paolo Bonzini
2018-07-03 8:48 ` Robert Hoo
2018-07-03 9:06 ` Paolo Bonzini
2018-07-03 11:06 ` Eduardo Habkost
2018-07-03 11:07 ` Robert Hoo
2018-07-03 13:38 ` Paolo Bonzini
2018-07-04 6:33 ` Robert Hoo
2018-07-04 9:40 ` Paolo Bonzini
2018-07-13 14:11 ` konrad.wilk
2018-07-13 14:44 ` Paolo Bonzini
2018-07-13 14:52 ` Konrad Rzeszutek Wilk
2018-07-14 0:02 ` Robert Hoo
2018-06-27 11:27 ` [Qemu-devel] [PATCH v2 2/5] i386: Add CPUID bit and feature words for IA32_ARCH_CAPABILITIES MSR Robert Hoo
2018-06-28 18:28 ` Eduardo Habkost
2018-07-03 7:35 ` Robert Hoo
2018-07-03 11:00 ` Eduardo Habkost
2018-07-12 9:18 ` Robert Hoo
2018-07-12 15:47 ` Paolo Bonzini [this message]
2018-06-27 11:27 ` [Qemu-devel] [PATCH v2 3/5] i386: Add CPUID bit for PCONFIG Robert Hoo
2018-06-27 11:27 ` [Qemu-devel] [PATCH v2 4/5] i386: Add CPUID bit for WBNOINVD Robert Hoo
2018-06-27 11:27 ` [Qemu-devel] [PATCH v2 5/5] i386: Add new CPU model Icelake-{Server, Client} Robert Hoo
2018-07-02 2:31 ` [Qemu-devel] [PATCH v2 0/5] Add Icelake CPU model no-reply
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d6e4bc7e-339d-34ab-f61b-8dc3fe5cb16f@redhat.com \
--to=pbonzini@redhat.com \
--cc=ehabkost@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=robert.hu@intel.com \
--cc=robert.hu@linux.intel.com \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).