From: "Cédric Le Goater" <clg@kaod.org>
To: Jamin Lin <jamin_lin@aspeedtech.com>,
Peter Maydell <peter.maydell@linaro.org>,
Steven Lee <steven_lee@aspeedtech.com>,
Troy Lee <leetroy@gmail.com>,
Andrew Jeffery <andrew@codeconstruct.com.au>,
Joel Stanley <joel@jms.id.au>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>
Cc: <troy_lee@aspeedtech.com>
Subject: Re: [SPAM] [PATCH v1 06/12] hw/arm/ast27x0: Share single UART set across PSP, SSP, and TSP
Date: Fri, 17 Oct 2025 07:28:55 +0200 [thread overview]
Message-ID: <d9442867-a314-43d0-8db3-a48d525bedd7@kaod.org> (raw)
In-Reply-To: <20251015062210.3128710-7-jamin_lin@aspeedtech.com>
On 10/15/25 08:22, Jamin Lin wrote:
> In the original model, each subsystem (PSP, SSP, and TSP) created its own
> set of 13 UART devices, resulting in a total of 39 UART instances. However,
> on real AST2700 hardware, there is only one set of 13 UARTs shared among
> all processors.
>
> This commit reworks the UART handling to correctly model the shared
> hardware design. The PSP now creates the full set of 13 UART instances,
> while the SSP and TSP link to the corresponding shared UART device
> through object properties.
>
> Changes include:
> - Add "DEFINE_PROP_LINK("uart", ...)" and "DEFINE_PROP_INT32("uart-dev", ...)"
> to allow each coprocessor to reference a specific shared UART instance.
> - Modify SSP to link to PSP’s UART4, and TSP to link to PSP’s UART7.
> - Introduce "uart_alias" to remap the UART’s MMIO region into the coprocessor’s
> memory space.
> - Redirect the UART interrupt to the coprocessor’s NVIC, replacing the
> default routing to the PSP’s GIC.
>
> With this change, only one set of 13 UART devices is instantiated by the PSP,
> while the SSP and TSP reuse them via aliasing and shared interrupt routing,
> matching the real AST2700 hardware behavior.
>
> Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
> ---
> include/hw/arm/aspeed_coprocessor.h | 6 +++---
> hw/arm/aspeed_ast27x0-fc.c | 24 ++++++++++++------------
> hw/arm/aspeed_ast27x0-ssp.c | 29 ++++++++++++-----------------
> hw/arm/aspeed_ast27x0-tsp.c | 29 ++++++++++++-----------------
> hw/arm/aspeed_coprocessor_common.c | 3 +++
> 5 files changed, 42 insertions(+), 49 deletions(-)
>
Reviewed-by: Cédric Le Goater <clg@redhat.com>
Thanks,
C.
next prev parent reply other threads:[~2025-10-17 5:30 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-15 6:21 [PATCH v1 00/12] Coprocessor and memory mapping improvements for AST2700 Jamin Lin via
2025-10-15 6:21 ` [PATCH v1 01/12] hw/arm/aspeed_ast27x0-ssp: Add SDRAM region and fix naming and size to 512MB Jamin Lin via
2025-10-17 5:27 ` [SPAM] " Cédric Le Goater
2025-10-15 6:21 ` [PATCH v1 02/12] hw/arm/aspeed_ast27x0-tsp: " Jamin Lin via
2025-10-17 5:28 ` [SPAM] " Cédric Le Goater
2025-10-15 6:21 ` [PATCH v1 03/12] hw/arm/ast27x0: Add SRAM link and alias mapping for SSP coprocessor Jamin Lin via
2025-10-17 5:28 ` [SPAM] " Cédric Le Goater
2025-10-15 6:21 ` [PATCH v1 04/12] hw/arm/ast27x0: Add SRAM link and alias mapping for TSP coprocessor Jamin Lin via
2025-10-17 5:28 ` [SPAM] " Cédric Le Goater
2025-10-15 6:22 ` [PATCH v1 05/12] hw/arm/ast27x0: Share single SCU instance across PSP, SSP, and TSP Jamin Lin via
2025-10-17 5:28 ` [SPAM] " Cédric Le Goater
2025-10-15 6:22 ` [PATCH v1 06/12] hw/arm/ast27x0: Share single UART set " Jamin Lin via
2025-10-17 5:28 ` Cédric Le Goater [this message]
2025-10-15 6:22 ` [PATCH v1 07/12] hw/arm/aspeed_ast27x0-fc: Map FMC0 flash contents into CA35 boot ROM Jamin Lin via
2025-10-15 6:22 ` [PATCH v1 08/12] hw/arm/aspeed_ast27x0-fc: Add VBOOTROM support Jamin Lin via
2025-10-15 6:22 ` [PATCH v1 09/12] tests/functional/aarch64/ast2700fc: Update test ASPEED SDK v09.08 Jamin Lin via
2025-10-17 5:29 ` [SPAM] " Cédric Le Goater
2025-10-15 6:22 ` [PATCH v1 10/12] tests/functional/aarch64/ast2700fc: Add eth2 network interface check in PCIe test Jamin Lin via
2025-10-17 5:29 ` [SPAM] " Cédric Le Goater
2025-10-15 6:22 ` [PATCH v1 11/12] tests/functional/aarch64/ast2700fc: Move coprocessor image loading to common function Jamin Lin via
2025-10-17 5:29 ` [SPAM] " Cédric Le Goater
2025-10-15 6:22 ` [PATCH v1 12/12] tests/functional/aarch64/ast2700fc: Add vbootrom test Jamin Lin via
2025-10-17 5:29 ` [SPAM] " Cédric Le Goater
2025-10-17 5:50 ` [SPAM] [PATCH v1 00/12] Coprocessor and memory mapping improvements for AST2700 Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d9442867-a314-43d0-8db3-a48d525bedd7@kaod.org \
--to=clg@kaod.org \
--cc=andrew@codeconstruct.com.au \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).