From: Richard Henderson <richard.henderson@linaro.org>
To: "Philippe Mathieu-Daudé" <f4bug@amsat.org>, qemu-devel@nongnu.org
Subject: Re: [PATCH v7 00/40] accel: Move has_work() from CPUClass to AccelOpsClass
Date: Sat, 25 Sep 2021 11:28:32 -0400 [thread overview]
Message-ID: <db0359fd-cfef-f959-02b4-258188c49312@linaro.org> (raw)
In-Reply-To: <20210925145118.1361230-1-f4bug@amsat.org>
On 9/25/21 10:50 AM, Philippe Mathieu-Daudé wrote:
> Philippe Mathieu-Daudé (40):
> accel: Simplify qemu_init_vcpu()
> hw/core: Restrict cpu_has_work() to sysemu
> hw/core: Un-inline cpu_has_work()
> hw/core: Move cpu_common_has_work() to cpu_has_work()
> accel: Introduce AccelOpsClass::has_work()
> accel/kvm: Implement AccelOpsClass::has_work()
> accel/whpx: Implement AccelOpsClass::has_work()
> accel/hvf: Implement AccelOpsClass::has_work()
> accel/xen: Implement AccelOpsClass::has_work()
> accel/hax: Implement AccelOpsClass::has_work()
> accel/nvmm: Implement AccelOpsClass::has_work()
> accel/qtest: Implement AccelOpsClass::has_work()
> accel/tcg: Implement AccelOpsClass::has_work()
> accel: Simplify cpu_has_work()
> accel/tcg: Introduce TCGCPUOps::has_work()
> target/arm: Explicit v7M cores use arm_cpu_has_work as
> CPUClass:has_work
> target/arm: Restrict has_work() handler to sysemu and TCG
> target/alpha: Restrict has_work() handler to sysemu
> target/avr: Restrict has_work() handler to sysemu
> target/cris: Restrict has_work() handler to sysemu
> target/hexagon: Remove unused has_work() handler
> target/hppa: Restrict has_work() handler to sysemu
> target/i386: Restrict has_work() handler to sysemu and TCG
> target/m68k: Restrict has_work() handler to sysemu
> target/microblaze: Restrict has_work() handler to sysemu
> target/mips: Restrict has_work() handler to sysemu and TCG
> target/nios2: Restrict has_work() handler to sysemu
> target/openrisc: Restrict has_work() handler to sysemu
> target/ppc: Introduce PowerPCCPUClass::has_work()
> target/ppc: Restrict has_work() handlers to sysemu and TCG
> target/riscv: Restrict has_work() handler to sysemu and TCG
> target/rx: Restrict has_work() handler to sysemu
> target/s390x: Restrict has_work() handler to sysemu and TCG
> target/sh4: Restrict has_work() handler to sysemu
> target/sparc: Remove pointless use of CONFIG_TCG definition
> target/sparc: Restrict has_work() handler to sysemu
> target/tricore: Restrict has_work() handler to sysemu
> target/xtensa: Restrict has_work() handler to sysemu
> accel/tcg: Remove CPUClass::has_work()
> accel/tcg: Simplify tcg_cpu_has_work()
$ make check
GIT ui/keycodemapdb meson tests/fp/berkeley-testfloat-3
tests/fp/berkeley-softfloat-3 dtc capstone slirp
[1/143] Generating qemu-version.h with a meson_exe.py custom command
Running test qtest-aarch64/qom-test
**
ERROR:../git-alt/accel/qtest/qtest.c:52:qtest_cpu_has_work: code should not be reached
ERROR qtest-aarch64/qom-test - Bail out!
ERROR:../git-alt/accel/qtest/qtest.c:52:qtest_cpu_has_work: code should not be reached
Broken pipe
r~
next prev parent reply other threads:[~2021-09-25 15:34 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-25 14:50 [PATCH v7 00/40] accel: Move has_work() from CPUClass to AccelOpsClass Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 01/40] accel: Simplify qemu_init_vcpu() Philippe Mathieu-Daudé
2021-09-25 15:25 ` Richard Henderson
2021-09-25 14:50 ` [PATCH v7 02/40] hw/core: Restrict cpu_has_work() to sysemu Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 03/40] hw/core: Un-inline cpu_has_work() Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 04/40] hw/core: Move cpu_common_has_work() to cpu_has_work() Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 05/40] accel: Introduce AccelOpsClass::has_work() Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 06/40] accel/kvm: Implement AccelOpsClass::has_work() Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 07/40] accel/whpx: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 08/40] accel/hvf: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 09/40] accel/xen: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 10/40] accel/hax: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 11/40] accel/nvmm: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 12/40] accel/qtest: " Philippe Mathieu-Daudé
2021-09-25 15:27 ` Philippe Mathieu-Daudé
2021-09-25 15:32 ` Richard Henderson
2021-09-25 16:01 ` Philippe Mathieu-Daudé
2021-09-27 6:12 ` Laurent Vivier
2021-09-25 14:50 ` [PATCH v7 13/40] accel/tcg: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 14/40] accel: Simplify cpu_has_work() Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 15/40] accel/tcg: Introduce TCGCPUOps::has_work() Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 16/40] target/arm: Explicit v7M cores use arm_cpu_has_work as CPUClass:has_work Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 17/40] target/arm: Restrict has_work() handler to sysemu and TCG Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 18/40] target/alpha: Restrict has_work() handler to sysemu Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 19/40] target/avr: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 20/40] target/cris: " Philippe Mathieu-Daudé
2021-09-25 14:50 ` [PATCH v7 21/40] target/hexagon: Remove unused has_work() handler Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 22/40] target/hppa: Restrict has_work() handler to sysemu Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 23/40] target/i386: Restrict has_work() handler to sysemu and TCG Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 24/40] target/m68k: Restrict has_work() handler to sysemu Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 25/40] target/microblaze: " Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 26/40] target/mips: Restrict has_work() handler to sysemu and TCG Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 27/40] target/nios2: Restrict has_work() handler to sysemu Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 28/40] target/openrisc: " Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 29/40] target/ppc: Introduce PowerPCCPUClass::has_work() Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 30/40] target/ppc: Restrict has_work() handlers to sysemu and TCG Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 31/40] target/riscv: Restrict has_work() handler " Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 32/40] target/rx: Restrict has_work() handler to sysemu Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 33/40] target/s390x: Restrict has_work() handler to sysemu and TCG Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 34/40] target/sh4: Restrict has_work() handler to sysemu Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 35/40] target/sparc: Remove pointless use of CONFIG_TCG definition Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 36/40] target/sparc: Restrict has_work() handler to sysemu Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 37/40] target/tricore: " Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 38/40] target/xtensa: " Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 39/40] accel/tcg: Remove CPUClass::has_work() Philippe Mathieu-Daudé
2021-09-25 14:51 ` [PATCH v7 40/40] accel/tcg: Simplify tcg_cpu_has_work() Philippe Mathieu-Daudé
2021-09-25 15:28 ` Richard Henderson [this message]
2021-09-25 15:36 ` [PATCH v7 00/40] accel: Move has_work() from CPUClass to AccelOpsClass Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=db0359fd-cfef-f959-02b4-258188c49312@linaro.org \
--to=richard.henderson@linaro.org \
--cc=f4bug@amsat.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).