From: "Singh, Brijesh" <brijesh.singh@amd.com>
To: Alex Williamson <alex.williamson@redhat.com>,
"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Cc: "Singh, Brijesh" <brijesh.singh@amd.com>,
"mst@redhat.com" <mst@redhat.com>,
"marcel.apfelbaum@gmail.com" <marcel.apfelbaum@gmail.com>,
"peterx@redhat.com" <peterx@redhat.com>,
"eric.auger@redhat.com" <eric.auger@redhat.com>,
"Suthikulpanit, Suravee" <Suravee.Suthikulpanit@amd.com>
Subject: Re: [Qemu-devel] [RFC PATCH] pci: Use PCI aliases when determining device IOMMU address space
Date: Mon, 1 Apr 2019 13:41:39 +0000 [thread overview]
Message-ID: <dbe614f5-47c8-b05d-dd73-2fbcd1579ae3@amd.com> (raw)
In-Reply-To: <20190329104904.450fefef@x1.home>
Thanks for adding Alex.
Adding Suravee.
On 3/29/19 11:49 AM, Alex Williamson wrote:
> [Cc +Brijesh]
>
> Hi Brijesh, will the change below require the IVRS to be updated to
> include aliases for all BDF ranges behind a conventional bridge? I
> think the Linux code handles this regardless of the firmware provided
> aliases, but is it required per spec for the ACPI tables to include
> bridge aliases? Thanks,
>
We do need to includes aliases in ACPI table. We need to populate the
IVHD type 0x43 and 0x4 for alias range start and end. I believe host
IVRS would contain similar information.
Suravee, please correct me if I am missing something?
thanks
> Alex
>
> On Tue, 26 Mar 2019 16:55:19 -0600
> Alex Williamson <alex.williamson@redhat.com> wrote:
>
>> Conventional PCI buses pre-date requester IDs. An IOMMU cannot
>> distinguish by devfn & bus between devices in a conventional PCI
>> topology and therefore we cannot assign them separate AddressSpaces.
>> By taking this requester ID aliasing into account, QEMU better matches
>> the bare metal behavior and restrictions, and enables shared
>> AddressSpace configurations that are otherwise not possible with
>> guest IOMMU support.
>>
>> For the latter case, given any example where an IOMMU group on the
>> host includes multiple devices:
>>
>> $ ls /sys/kernel/iommu_groups/1/devices/
>> 0000:00:01.0 0000:01:00.0 0000:01:00.1
>>
>> If we incorporate a vIOMMU into the VM configuration, we're restricted
>> that we can only assign one of the endpoints to the guest because a
>> second endpoint will attempt to use a different AddressSpace. VFIO
>> only supports IOMMU group level granularity at the container level,
>> preventing this second endpoint from being assigned:
>>
>> qemu-system-x86_64 -machine q35... \
>> -device intel-iommu,intremap=on \
>> -device pcie-root-port,addr=1e.0,id=pcie.1 \
>> -device vfio-pci,host=1:00.0,bus=pcie.1,addr=0.0,multifunction=on \
>> -device vfio-pci,host=1:00.1,bus=pcie.1,addr=0.1
>>
>> qemu-system-x86_64: -device vfio-pci,host=1:00.1,bus=pcie.1,addr=0.1: vfio \
>> 0000:01:00.1: group 1 used in multiple address spaces
>>
>> However, when QEMU incorporates proper aliasing, we can make use of a
>> PCIe-to-PCI bridge to mask the requester ID, resulting in a hack that
>> provides the downstream devices with the same AddressSpace, ex:
>>
>> qemu-system-x86_64 -machine q35... \
>> -device intel-iommu,intremap=on \
>> -device pcie-pci-bridge,addr=1e.0,id=pci.1 \
>> -device vfio-pci,host=1:00.0,bus=pci.1,addr=1.0,multifunction=on \
>> -device vfio-pci,host=1:00.1,bus=pci.1,addr=1.1
>>
>> While the utility of this hack may be limited, this AddressSpace
>> aliasing is the correct behavior for QEMU to emulate bare metal.
>>
>> Signed-off-by: Alex Williamson <alex.williamson@redhat.com>
>> ---
>> hw/pci/pci.c | 33 +++++++++++++++++++++++++++++++--
>> 1 file changed, 31 insertions(+), 2 deletions(-)
>>
>> diff --git a/hw/pci/pci.c b/hw/pci/pci.c
>> index 35451c1e9987..38467e676f1f 100644
>> --- a/hw/pci/pci.c
>> +++ b/hw/pci/pci.c
>> @@ -2594,12 +2594,41 @@ AddressSpace *pci_device_iommu_address_space(PCIDevice *dev)
>> {
>> PCIBus *bus = pci_get_bus(dev);
>> PCIBus *iommu_bus = bus;
>> + uint8_t devfn = dev->devfn;
>>
>> while(iommu_bus && !iommu_bus->iommu_fn && iommu_bus->parent_dev) {
>> - iommu_bus = pci_get_bus(iommu_bus->parent_dev);
>> + PCIBus *parent_bus = pci_get_bus(iommu_bus->parent_dev);
>> +
>> + /*
>> + * Determine which requester ID alias should be used for the device
>> + * based on the PCI topology. There are no requester IDs on convetional
>> + * PCI buses, therefore we push the alias up to the parent on each non-
>> + * express bus. Which alias we use depends on whether this is a legacy
>> + * PCI bridge or PCIe-to-PCI/X bridge as in chapter 2.3 of the PCIe-to-
>> + * PCI bridge spec. Note that we cannot use pci_requester_id() here
>> + * because the resulting BDF depends on the secondary bridge register
>> + * programming. We also cannot lookup the PCIBus from the bus number
>> + * at this point for the iommu_fn. Also, requester_id_cache is the
>> + * alias to the root bus, which is usually, but not necessarily always
>> + * where we'll find our iommu_fn.
>> + */
>> + if (!pci_bus_is_express(iommu_bus)) {
>> + PCIDevice *parent = iommu_bus->parent_dev;
>> +
>> + if (pci_is_express(parent) &&
>> + pcie_cap_get_type(parent) == PCI_EXP_TYPE_PCI_BRIDGE) {
>> + devfn = PCI_DEVFN(0, 0);
>> + bus = iommu_bus;
>> + } else {
>> + devfn = parent->devfn;
>> + bus = parent_bus;
>> + }
>> + }
>> +
>> + iommu_bus = parent_bus;
>> }
>> if (iommu_bus && iommu_bus->iommu_fn) {
>> - return iommu_bus->iommu_fn(bus, iommu_bus->iommu_opaque, dev->devfn);
>> + return iommu_bus->iommu_fn(bus, iommu_bus->iommu_opaque, devfn);
>> }
>> return &address_space_memory;
>> }
>>
>
next parent reply other threads:[~2019-04-01 13:41 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <155364082689.15803.7062874513041742278.stgit@gimli.home>
[not found] ` <20190329104904.450fefef@x1.home>
2019-04-01 13:41 ` Singh, Brijesh [this message]
2019-07-23 17:26 ` [Qemu-devel] [RFC PATCH] pci: Use PCI aliases when determining device IOMMU address space Alex Williamson
2019-07-23 18:45 ` Michael S. Tsirkin
2019-07-24 7:14 ` Peter Xu
2019-07-24 9:39 ` Michael S. Tsirkin
2019-07-24 10:03 ` Peter Xu
2019-07-24 14:43 ` Alex Williamson
2019-07-24 19:42 ` Alex Williamson
2019-07-25 14:34 ` Singh, Brijesh
2019-07-25 6:37 ` Peter Xu
2019-07-25 10:43 ` Michael S. Tsirkin
2019-07-25 14:00 ` Alex Williamson
2019-07-25 15:22 ` Michael S. Tsirkin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=dbe614f5-47c8-b05d-dd73-2fbcd1579ae3@amd.com \
--to=brijesh.singh@amd.com \
--cc=Suravee.Suthikulpanit@amd.com \
--cc=alex.williamson@redhat.com \
--cc=eric.auger@redhat.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=peterx@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).