From: Richard Henderson <richard.henderson@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>,
qemu-arm@nongnu.org, qemu-devel@nongnu.org
Subject: Re: [PATCH 0/5] handle M-profile in fp16_arith isar_feature test
Date: Fri, 11 Sep 2020 12:40:16 -0700 [thread overview]
Message-ID: <df87b4ec-2091-6d1f-9f5e-3f3617f7cf92@linaro.org> (raw)
In-Reply-To: <20200910173855.4068-1-peter.maydell@linaro.org>
On 9/10/20 10:38 AM, Peter Maydell wrote:
> This series leaves us with two different ways to check for "is this
> M-profile?" -- the old ARM_FEATURE_M bit, and also the new
> isar_feature_aa32_mprofile() test. We could in theory convert the
> users of ARM_FEATURE_M, but I haven't, because there are a lot of
> callsites, and it can't be done automatically:
>
> * arm_feature() takes the CPUARMState* whereas cpu_isar_feature()
> takes the ARMCPU*, so each callsite needs manual attention to
> identify whether it already has a 'cpu' local variable and
> add one if it doesn't
> * awkwardly, the KVM-on-AArch64-only host case does not zero
> out these ID register fields (see the comment in kvm64.c
> kvm_arm_get_host_cpu_features()), so calling the
> isar_feature function is only valid if we already know that
> this CPU is AArch32 -- this would need manually checking
> at all callsites. (Unless we wanted to change our minds about
> leaving UNKNOWN values in the ID register fields.)
That is why I had suggested moving env->features to cpu->isar.features, so that
it would be nearby.
Which would give us
static inline bool isar_feature(const ARMISARegisters *id,
int feature)
{
return extract64(id->features, feature, 1);
}
static inline bool arm_feature(CPUARMState *env, int feature)
{
return isar_feature(&env_archcpu(env)->isar, feature);
}
But what you have at present solves the current problem, where we know we're in
aa32 mode in translate.c.
r~
prev parent reply other threads:[~2020-09-11 19:42 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-10 17:38 [PATCH 0/5] handle M-profile in fp16_arith isar_feature test Peter Maydell
2020-09-10 17:38 ` [PATCH 1/5] target/arm: Replace ARM_FEATURE_PXN with ID_MMFR0.VMSA check Peter Maydell
2020-09-11 19:27 ` Richard Henderson
2020-09-10 17:38 ` [PATCH 2/5] target/arm: Move id_pfr0, id_pfr1 into ARMISARegisters Peter Maydell
2020-09-11 19:28 ` Richard Henderson
2020-09-10 17:38 ` [PATCH 3/5] hw/intc/armv7m_nvic: Only show ID register values for Main Extension CPUs Peter Maydell
2020-09-11 19:30 ` Richard Henderson
2020-09-10 17:38 ` [PATCH 4/5] target/arm: Add ID register values for Cortex-M0 Peter Maydell
2020-09-11 19:31 ` Richard Henderson
2020-09-10 17:38 ` [PATCH 5/5] target/arm: Make isar_feature_aa32_fp16_arith() handle M-profile Peter Maydell
2020-09-11 19:32 ` Richard Henderson
2020-09-11 19:40 ` Richard Henderson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=df87b4ec-2091-6d1f-9f5e-3f3617f7cf92@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).