qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Richard Henderson <richard.henderson@linaro.org>
To: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>, qemu-devel@nongnu.org
Cc: Alistair.Francis@wdc.com, palmer@dabbelt.com,
	bin.meng@windriver.com, liweiwei@iscas.ac.cn,
	dbarboza@ventanamicro.com, qemu-riscv@nongnu.org
Subject: Re: [PATCH v2 2/4] target/riscv: Add a general status enum for extensions
Date: Fri, 24 Mar 2023 10:06:50 -0700	[thread overview]
Message-ID: <dfa7ac65-f947-d69e-8196-f5a66af8c7f4@linaro.org> (raw)
In-Reply-To: <20230324143031.1093-3-zhiwei_liu@linux.alibaba.com>

On 3/24/23 07:30, LIU Zhiwei wrote:
> The pointer masking is the only extension that directly use status.
> The vector or float extension uses the status in an indirect way.
> 
> Replace the pointer masking extension special status fields with
> the general status.
> 
> Signed-off-by: LIU Zhiwei<zhiwei_liu@linux.alibaba.com>
> ---
> v1->v2:
> Move EXT_STATUS_MASK from enum to macro
> ---
>   target/riscv/cpu.c      |  2 +-
>   target/riscv/cpu.h      |  8 ++++++++
>   target/riscv/cpu_bits.h | 12 ++++--------
>   target/riscv/csr.c      | 14 +++++++-------
>   4 files changed, 20 insertions(+), 16 deletions(-)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~


  parent reply	other threads:[~2023-03-24 17:07 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <20230324143031.1093-1-zhiwei_liu@linux.alibaba.com>
     [not found] ` <20230324143031.1093-2-zhiwei_liu@linux.alibaba.com>
2023-03-24 17:05   ` [PATCH v2 1/4] target/riscv: Extract virt enabled state from tb flags Richard Henderson
     [not found] ` <20230324143031.1093-3-zhiwei_liu@linux.alibaba.com>
2023-03-24 17:06   ` Richard Henderson [this message]
     [not found] ` <20230324143031.1093-4-zhiwei_liu@linux.alibaba.com>
2023-03-24 17:07   ` [PATCH v2 3/4] target/riscv: Encode the FS and VS on a normal way for " Richard Henderson
     [not found] ` <20230324143031.1093-5-zhiwei_liu@linux.alibaba.com>
2023-03-24 17:08   ` [PATCH v2 4/4] target/riscv: Add a tb flags field for vstart Richard Henderson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=dfa7ac65-f947-d69e-8196-f5a66af8c7f4@linaro.org \
    --to=richard.henderson@linaro.org \
    --cc=Alistair.Francis@wdc.com \
    --cc=bin.meng@windriver.com \
    --cc=dbarboza@ventanamicro.com \
    --cc=liweiwei@iscas.ac.cn \
    --cc=palmer@dabbelt.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=zhiwei_liu@linux.alibaba.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).