From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1HquCP-0003qx-Pu
	for qemu-devel@nongnu.org; Wed, 23 May 2007 13:00:33 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1HquCN-0003ql-Et
	for qemu-devel@nongnu.org; Wed, 23 May 2007 13:00:32 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1HquCN-0003qi-9d
	for qemu-devel@nongnu.org; Wed, 23 May 2007 13:00:31 -0400
Received: from ug-out-1314.google.com ([66.249.92.175])
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1HquCM-000150-Bh
	for qemu-devel@nongnu.org; Wed, 23 May 2007 13:00:31 -0400
Received: by ug-out-1314.google.com with SMTP id a2so479085ugf
	for <qemu-devel@nongnu.org>; Wed, 23 May 2007 10:00:24 -0700 (PDT)
Message-ID: <f43fc5580705231000h36e03e1exb277bd9c219fbdf8@mail.gmail.com>
Date: Wed, 23 May 2007 20:00:24 +0300
From: "Blue Swirl" <blauwirbel@gmail.com>
Subject: Re: [Qemu-devel] Timers
In-Reply-To: <200705230107.00962.paul@codesourcery.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <200705230107.00962.paul@codesourcery.com>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 5/23/07, Paul Brook <paul@codesourcery.com> wrote:
> I get fed up of having to re-implement a simple countdown timer for every new
> board, so I've added a simple periodic timer implementation to cvs
> (ptimer.c). Currently only the Arm PrimeCell based boards use this, but I've
> a few other uses in the pipeline.

Nice idea! On Sparc the timer can be configured to work in 64-bit
mode, so could the ptimer_get/set_count be changed to use 64-bit
values?