From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1Ih9VX-0007XO-5w
	for qemu-devel@nongnu.org; Sun, 14 Oct 2007 15:52:15 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1Ih9VV-0007W4-94
	for qemu-devel@nongnu.org; Sun, 14 Oct 2007 15:52:13 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Ih9VV-0007Vq-1j
	for qemu-devel@nongnu.org; Sun, 14 Oct 2007 15:52:13 -0400
Received: from nf-out-0910.google.com ([64.233.182.186])
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1Ih9VU-0002Om-U8
	for qemu-devel@nongnu.org; Sun, 14 Oct 2007 15:52:13 -0400
Received: by nf-out-0910.google.com with SMTP id 30so1223163nfu
	for <qemu-devel@nongnu.org>; Sun, 14 Oct 2007 12:52:11 -0700 (PDT)
Message-ID: <f43fc5580710141252x75961e00laea205383fcccb42@mail.gmail.com>
Date: Sun, 14 Oct 2007 22:52:11 +0300
From: "Blue Swirl" <blauwirbel@gmail.com>
Subject: Re: [Qemu-devel] [PATCH] sparc32 use stq_* for 64bit stores
In-Reply-To: <47126EC9.8000406@earthlink.net>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <4712614B.9050908@earthlink.net>
	<f43fc5580710141225t4eca3567t4b106ffc2e0ec5cf@mail.gmail.com>
	<47126EC9.8000406@earthlink.net>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 10/14/07, Robert Reif <reif@earthlink.net> wrote:
> Blue Swirl wrote:
>
> >On 10/14/07, Robert Reif <reif@earthlink.net> wrote:
> >
> >
> >>Should the address be 64 bit alligned?  i.e. T0 & ~7 rather than T0 & ~3?
> >>
> >>Should these unaligned address cause traps?
> >>
> >>
> >
> >Yes, but the checks are already generated from translate.c
> >(gen_op_check_align_T0_7).
> >
> >
> De we to align then again?

The checks aren't fully enabled yet.