From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1IsiPe-0000yp-GB
	for qemu-devel@nongnu.org; Thu, 15 Nov 2007 12:21:58 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1IsiPd-0000xr-01
	for qemu-devel@nongnu.org; Thu, 15 Nov 2007 12:21:58 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1IsiPc-0000xe-Mr
	for qemu-devel@nongnu.org; Thu, 15 Nov 2007 12:21:56 -0500
Received: from nf-out-0910.google.com ([64.233.182.186])
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1IsiPc-0006Vp-7V
	for qemu-devel@nongnu.org; Thu, 15 Nov 2007 12:21:56 -0500
Received: by nf-out-0910.google.com with SMTP id 30so572601nfu
	for <qemu-devel@nongnu.org>; Thu, 15 Nov 2007 09:21:54 -0800 (PST)
Message-ID: <f43fc5580711150921m6e04640tf0168e562a6736af@mail.gmail.com>
Date: Thu, 15 Nov 2007 19:21:49 +0200
From: "Blue Swirl" <blauwirbel@gmail.com>
Subject: Re: [Qemu-devel] [PATCH] add iommu version to sparc32
In-Reply-To: <4738DB62.3080008@earthlink.net>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <4738DB62.3080008@earthlink.net>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 11/13/07, Robert Reif <reif@earthlink.net> wrote:
> Add iommu version to sparc32.  Also reset iommu after initialization.

Should the version be tied to CPU model instead of machine type? At
least for Turbosparc this seems to be the case. Older CPUs may have
separate chips for IU and IOMMU.

Otherwise the patch looks good, thanks.