From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1J1oyW-0000eA-Hw
	for qemu-devel@nongnu.org; Mon, 10 Dec 2007 15:11:36 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1J1oyV-0000cs-68
	for qemu-devel@nongnu.org; Mon, 10 Dec 2007 15:11:36 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1J1oyU-0000cH-Ad
	for qemu-devel@nongnu.org; Mon, 10 Dec 2007 15:11:34 -0500
Received: from ug-out-1314.google.com ([66.249.92.175])
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1J1oyU-0005HP-HS
	for qemu-devel@nongnu.org; Mon, 10 Dec 2007 15:11:34 -0500
Received: by ug-out-1314.google.com with SMTP id m2so33082uge.4
	for <qemu-devel@nongnu.org>; Mon, 10 Dec 2007 12:11:33 -0800 (PST)
Message-ID: <f43fc5580712101211y7ea29172led5387cc89f305b9@mail.gmail.com>
Date: Mon, 10 Dec 2007 22:11:32 +0200
From: "Blue Swirl" <blauwirbel@gmail.com>
Subject: Re: [Qemu-devel] [PATCH] sparc32 add a few more ASI
In-Reply-To: <475C5217.2060509@earthlink.net>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <475C5217.2060509@earthlink.net>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 12/9/07, Robert Reif <reif@earthlink.net> wrote:
>
>
> diff -p -u -r1.60 op_helper.c
> --- target-sparc/op_helper.c    28 Nov 2007 18:08:28 -0000      1.60
> +++ target-sparc/op_helper.c    9 Dec 2007 20:33:02 -0000
> @@ -411,6 +411,9 @@ void helper_ld_asi(int asi, int size, in
>              break;
>          }
>          break;
> +    case 0x39: /* data cache diagnostic register */
> +        ret = 0;
> +        break;
>      case 0x21 ... 0x2d: /* MMU passthrough, unassigned */
>      default:
>          do_unassigned_access(T0, 0, 0, 1);
> @@ -703,9 +706,13 @@ void helper_st_asi(int asi, int size)
>              }
>          }
>          return;
> -    case 0x31: /* Ross RT620 I-cache flush */
> +    case 0x30: /* store buffer tags */
> +    case 0x31: /* store buffer data or Ross RT620 I-cache flush */
> +    case 0x32: /* store buffer control */
>      case 0x36: /* I-cache flash clear */
>      case 0x37: /* D-cache flash clear */
> +    case 0x38: /* breakpoint diagnostics */
> +    case 0x4c: /* breakpoint action */
>          break;
>      case 9: /* Supervisor code access, XXX */
>      case 0x21 ... 0x2d: /* MMU passthrough, unassigned */

Thanks, applied.

Hardware breakpoint support could be useful, though GDB works without it.