From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1J4KdJ-0005oT-L6
	for qemu-devel@nongnu.org; Mon, 17 Dec 2007 13:24:05 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1J4KdE-0005l9-LM
	for qemu-devel@nongnu.org; Mon, 17 Dec 2007 13:24:05 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1J4KdE-0005l4-Fy
	for qemu-devel@nongnu.org; Mon, 17 Dec 2007 13:24:00 -0500
Received: from ug-out-1314.google.com ([66.249.92.175])
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1J4KdE-00081u-9i
	for qemu-devel@nongnu.org; Mon, 17 Dec 2007 13:24:00 -0500
Received: by ug-out-1314.google.com with SMTP id m2so1677188uge.4
	for <qemu-devel@nongnu.org>; Mon, 17 Dec 2007 10:23:58 -0800 (PST)
Message-ID: <f43fc5580712171023w307ebc5cm837a81d840cc86ef@mail.gmail.com>
Date: Mon, 17 Dec 2007 20:23:57 +0200
From: "Blue Swirl" <blauwirbel@gmail.com>
Subject: Re: [Qemu-devel] [PATCH] sparc32: make number of per CPU timers match
	number of CPUs
In-Reply-To: <4765B284.4000101@earthlink.net>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <4765AD87.4050702@earthlink.net> <4765B284.4000101@earthlink.net>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 12/17/07, Robert Reif <reif@earthlink.net> wrote:
> Robert Reif wrote:
>
> > Only create as many per CPU timers as there are CPUs.

Thanks, applied. I changed the timer setup a bit so that it doesn't
break my SMP tests.