From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1KcOn7-0002HD-ED
	for qemu-devel@nongnu.org; Sun, 07 Sep 2008 14:15:17 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1KcOn5-0002H1-O2
	for qemu-devel@nongnu.org; Sun, 07 Sep 2008 14:15:16 -0400
Received: from [199.232.76.173] (port=35732 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1KcOn5-0002Gy-Kj
	for qemu-devel@nongnu.org; Sun, 07 Sep 2008 14:15:15 -0400
Received: from wf-out-1314.google.com ([209.85.200.173]:17531)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1KcOn5-0000FU-DE
	for qemu-devel@nongnu.org; Sun, 07 Sep 2008 14:15:15 -0400
Received: by wf-out-1314.google.com with SMTP id 27so1249779wfd.4
	for <qemu-devel@nongnu.org>; Sun, 07 Sep 2008 11:15:13 -0700 (PDT)
Message-ID: <f43fc5580809071115s1013a287tb31297f1620119f3@mail.gmail.com>
Date: Sun, 7 Sep 2008 21:15:13 +0300
From: "Blue Swirl" <blauwirbel@gmail.com>
Subject: Re: [Qemu-devel] TCG native 32->64 concatenation
In-Reply-To: <200809071753.27384.paul@codesourcery.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <200809071753.27384.paul@codesourcery.com>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 9/7/08, Paul Brook <paul@codesourcery.com> wrote:
> The patch below adds a new concat_i32_i64 TCG op.  This allows a pair of
>  32-bit values to be efficiently combined to form a 64-bit value.  I've
>  converted all the cases I could find to use this, and tested the arm code on
>  both 32 and 64-bit hosts.

Sparc's helper_pack64 does the same thing, I used it to reduce
register pressure on i386 for 64 bit stores.