From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1Ku8BM-0008FY-0z
	for qemu-devel@nongnu.org; Sun, 26 Oct 2008 12:09:36 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1Ku8BH-0008AG-8x
	for qemu-devel@nongnu.org; Sun, 26 Oct 2008 12:09:35 -0400
Received: from [199.232.76.173] (port=51752 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Ku8BH-0008A8-68
	for qemu-devel@nongnu.org; Sun, 26 Oct 2008 12:09:31 -0400
Received: from rv-out-0708.google.com ([209.85.198.251]:51435)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1Ku8BH-00058B-1o
	for qemu-devel@nongnu.org; Sun, 26 Oct 2008 12:09:31 -0400
Received: by rv-out-0708.google.com with SMTP id f25so1538864rvb.22
	for <qemu-devel@nongnu.org>; Sun, 26 Oct 2008 09:09:29 -0700 (PDT)
Message-ID: <f43fc5580810260909k2cab5925q80ea49fda488cc9a@mail.gmail.com>
Date: Sun, 26 Oct 2008 18:09:29 +0200
From: "Blue Swirl" <blauwirbel@gmail.com>
Subject: Re: [Qemu-devel] [PATCH 2/3] sh4: Add IRL(4bit encoded interrupt
	input) support.
In-Reply-To: <200810261517.m9QFHcH5026102@smtp12.dti.ne.jp>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <20080923013136.490117fd.yoshii.takashi@gmail.com>
	<200810261517.m9QFHcH5026102@smtp12.dti.ne.jp>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

On 10/26/08, takasi-y@ops.dti.ne.jp <takasi-y@ops.dti.ne.jp> wrote:
> This patch adds IRL(4bit encoded interrupt input) support to SH.
>
>  This exports following interface functions
>   void sh_intc_set_irl(struct intc_source *s, int n) for CPU
>   wire sh7750_irl(SH7750State *s) for Board.
>  and
>   void wire_drive(wire w, int n) for actual operation.
>
>  Signed-off-by: Takashi YOSHII <takasi-y@ops.dti.ne.jp>

Isn't it possible to use existing qemu_irq for the signals instead? On
Sparc32, I have used qemu_irq for interrupt lines, reset signals and a
terminal count pulse, one version used it for DMA request.