From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1LdU7U-00026Z-JX
	for qemu-devel@nongnu.org; Sat, 28 Feb 2009 13:41:04 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1LdU7S-00026N-Lh
	for qemu-devel@nongnu.org; Sat, 28 Feb 2009 13:41:03 -0500
Received: from [199.232.76.173] (port=49098 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1LdU7S-00026K-Gz
	for qemu-devel@nongnu.org; Sat, 28 Feb 2009 13:41:02 -0500
Received: from mail-bw0-f171.google.com ([209.85.218.171]:63005)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <blauwirbel@gmail.com>) id 1LdU7S-0006YG-55
	for qemu-devel@nongnu.org; Sat, 28 Feb 2009 13:41:02 -0500
Received: by bwz19 with SMTP id 19so1337154bwz.34
	for <qemu-devel@nongnu.org>; Sat, 28 Feb 2009 10:41:00 -0800 (PST)
MIME-Version: 1.0
In-Reply-To: <E186F5FD-886F-4084-B2F6-E8D38E8001C0@csgraf.de>
References: <E186F5FD-886F-4084-B2F6-E8D38E8001C0@csgraf.de>
Date: Sat, 28 Feb 2009 20:41:00 +0200
Message-ID: <f43fc5580902281041v855264y15365a65993fc141@mail.gmail.com>
From: Blue Swirl <blauwirbel@gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Subject: [Qemu-devel] Re: [PATCH] PPC64: Make OpenBIOS interrupt handlers
	64bit aware v2
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Alexander Graf <alex@csgraf.de>
Cc: openbios@openbios.org, qemu-devel <qemu-devel@nongnu.org>, Laurent Vivier <laurent@vivier.eu>

On 2/28/09, Alexander Graf <alex@csgraf.de> wrote:
> While booting a 64bit kernel, there is a small timeframe where OF and the
> kernel communicate with each other. Within that timeframe, DSI/ISI
> interrupts may occur, because some memory is not mapped yet.
>
> Right now in case that happens, we jump into the DSI/ISI interrupt handler
> which clobbers the high 32 bits of the kernel's registers. In order to
> circumvent that, let's save/restore all 64 bits of all kernel registers when
> we get a DSI/ISI interrupt.
>
> This patch enables a PPC64 Linux kernel to boot up to the point where it
> tries to set up the SLB entries (slbmte), which is not yet implemented in
> qemu.
>
> v2 implements handling for the HIOR register, bringing interrupt handlers to
> RAM.
>
> Signed-off-by: Alexander Graf <alex@csgraf.de>

Thanks, applied.