From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1LyU3P-0007kV-HY for qemu-devel@nongnu.org; Mon, 27 Apr 2009 12:51:39 -0400 Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43) id 1LyU3O-0007kI-SS for qemu-devel@nongnu.org; Mon, 27 Apr 2009 12:51:38 -0400 Received: from [199.232.76.173] (port=40966 helo=monty-python.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1LyU3O-0007kF-NA for qemu-devel@nongnu.org; Mon, 27 Apr 2009 12:51:38 -0400 Received: from fg-out-1718.google.com ([72.14.220.154]:35278) by monty-python.gnu.org with esmtp (Exim 4.60) (envelope-from ) id 1LyU3O-0001Lu-6D for qemu-devel@nongnu.org; Mon, 27 Apr 2009 12:51:38 -0400 Received: by fg-out-1718.google.com with SMTP id l27so580897fgb.8 for ; Mon, 27 Apr 2009 09:51:36 -0700 (PDT) MIME-Version: 1.0 In-Reply-To: References: Date: Mon, 27 Apr 2009 19:51:36 +0300 Message-ID: Subject: Re: [Qemu-devel] [PATCH] sparc64 support TSB related MMU registers From: Blue Swirl Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Igor Kovalenko Cc: qemu-devel@nongnu.org On 4/26/09, Igor Kovalenko wrote: > On Fri, Apr 24, 2009 at 9:42 PM, Blue Swirl wrote: > > > On 4/24/09, Igor Kovalenko wrote: > >> Hi! > >> > >> This change allows reading ultrasparc I/D MMU TSB tag target register > >> and TSB pointer register (8k and 64k). > >> Linux kernel uses TSB for memory management, and with this change it > >> now can use early allocation routines. > >> > >> I'm testing with linux-2.6.29.1 minimalistic sparc64 uniprocessor > >> build, now kernel is able to start build device tree. > >> Without the change kernel was not able to handle D-MMU miss while > >> creating first device tree node. > >> Currently it stops shortly after building device tree, trying to find > >> out path to console. > > > > Nice, though I didn't notice any visible improvement in my tests. > > > Here is the missing part in qemu-sparc64-mmu-pagesize.patch > This fixes TLB match code to respect page size, otherwise 4M page > mappings may be not found. > Also this corrects a typo in get_physical_address_code which uses a > register from DMMU instead of IMMU. > > Please apply. Looks OK. Please resubmit with only the commit changelog material and a Sign-off. I'm still learning git (with qgit), I don't know how to trim the commit message yet. Or maybe that is not the "git way"? > get_physical_address_data/code probably needs some code reuse refactoring. True.