From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>,
qemu-devel@nongnu.org
Cc: smarkovic@wavecomp.com, pjovanovic@wavecomp.com,
amarkovic@wavecomp.com, aurelien@aurel32.net
Subject: Re: [Qemu-devel] [PATCH 1/3] target/mips: Add a comment with an overview of CP0 registers
Date: Tue, 16 Oct 2018 01:01:39 +0200 [thread overview]
Message-ID: <fb72d6e5-a04b-f3b5-a29c-2e7e112e2ef2@redhat.com> (raw)
In-Reply-To: <1539600633-17726-2-git-send-email-aleksandar.markovic@rt-rk.com>
Hi Aleksandar,
On 15/10/2018 12:50, Aleksandar Markovic wrote:
> From: Aleksandar Markovic <amarkovic@wavecomp.com>
>
> Add a comment with an overview of CP0 registers close to the
> definition of their corresponding fields in CPUMIPSState.
>
> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
> ---
> target/mips/cpu.h | 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 109 insertions(+)
>
> diff --git a/target/mips/cpu.h b/target/mips/cpu.h
> index 28af4d1..cd54073 100644
> --- a/target/mips/cpu.h
> +++ b/target/mips/cpu.h
> @@ -195,6 +195,115 @@ struct CPUMIPSState {
> #define MSAIR_ProcID 8
> #define MSAIR_Rev 0
>
> +/*
> + * Summary of CP0 registers
"since MIPS32/MIPS64 release 1"? Previous have different registers.
> + * ========================
> + *
> + *
> + * Register 0 Register 1 Register 2 Register 3
> + * ---------- ---------- ---------- ----------
> + *
> + * 0 Index Random EntryLo0 EntryLo1
> + * 1 MVPControl VPEControl TCStatus GlobalNumber
> + * 2 MVPConf0 VPEConf0 TCBind
> + * 3 MVPConf1 VPEConf1 TCRestart
> + * 4 VPControl YQMask TCHalt
> + * 5 VPESchedule TCContext
> + * 6 VPEScheFBack TCSchedule
> + * 7 VPEOpt TCScheFBack TCOpt
> + *
> + *
> + * Register 4 Register 5 Register 6 Register 7
> + * ---------- ---------- ---------- ----------
> + *
> + * 0 Context PageMask Wired HWREna
> + * 1 ContextConfig PageGrain SRSConf0
> + * 2 UserLocal SegCtl0 SRSConf1
> + * 3 XContextConfig SegCtl1 SRSConf2
> + * 4 DebugContextID SegCtl2 SRSConf3
> + * 5 MemoryMapID PWBase SRSConf4
> + * 6 PWField PWCtl
> + * 7 PWSize
> + *
> + *
> + * Register 8 Register 9 Register 10 Register 11
> + * ---------- ---------- ----------- -----------
> + *
> + * 0 BadVAddr Count EntryHi Compare
> + * 1 BadInstr
> + * 2 BadInstrP
> + * 3 BadInstrX
> + * 4 GuestCtl1 GuestCtl0Ext
> + * 5 GuestCtl2
> + * 6 GuestCtl3
> + * 7
> + *
> + *
> + * Register 12 Register 13 Register 14 Register 15
> + * ----------- ----------- ----------- -----------
> + *
> + * 0 Status Cause EPC PRId
> + * 1 IntCtl EBase
> + * 2 SRSCtl NestedEPC CDMMBase
> + * 3 SRSMap CMGCRBase
> + * 4 View_IPL View_RIPL BEVVA
> + * 5 SRSMap2 NestedExc
> + * 6 GuestCtl0
> + * 7 GTOffset
> + *
> + *
> + * Register 16 Register 17 Register 18 Register 19
> + * ----------- ----------- ----------- -----------
> + *
> + * 0 Config LLAddr WatchLo WatchHi
> + * 1 Config1 MAAR WatchLo WatchHi
> + * 2 Config2 MAARI WatchLo WatchHi
> + * 3 Config3 WatchLo WatchHi
> + * 4 Config4 WatchLo WatchHi
> + * 5 Config5 WatchLo WatchHi
> + * 6 WatchLo WatchHi
> + * 7 WatchLo WatchHi
> + *
> + *
> + * Register 20 Register 21 Register 22 Register 23
> + * ----------- ----------- ----------- -----------
> + *
> + * 0 XContext Debug
> + * 1 TraceControl
> + * 2 TraceControl2
> + * 3 UserTraceData1
> + * 4 TraceIBPC
> + * 5 TraceDBPC
> + * 6 Debug2
> + * 7
> + *
> + *
> + * Register 24 Register 25 Register 26 Register 27
> + * ----------- ----------- ----------- -----------
> + *
> + * 0 DEPC PerfCnt ErrCtl CacheErr
> + * 1 PerfCnt
> + * 2 TraceControl3 PerfCnt
> + * 3 UserTraceData2 PerfCnt
> + * 4 PerfCnt
> + * 5 PerfCnt
> + * 6 PerfCnt
> + * 7 PerfCnt
> + *
> + *
> + * Register 28 Register 29 Register 30 Register 31
> + * ----------- ----------- ----------- -----------
> + *
> + * 0 DataLo DataHi ErrorEPC DESAVE
> + * 1 TagLo TagHi
> + * 2 DataLo DataHi KScratch<n>
> + * 3 TagLo TagHi KScratch<n>
> + * 4 DataLo DataHi KScratch<n>
> + * 5 TagLo TagHi KScratch<n>
> + * 6 DataLo DataHi KScratch<n>
> + * 7 TagLo TagHi KScratch<n>
> + *
> + */
> int32_t CP0_Index;
> /* CP0_MVP* are per MVP registers. */
> int32_t CP0_VPControl;
>
next prev parent reply other threads:[~2018-10-15 23:02 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-15 10:50 [Qemu-devel] [PATCH 0/3] target/mips: Add two CP0 related comments and update mailmap Aleksandar Markovic
2018-10-15 10:50 ` [Qemu-devel] [PATCH 1/3] target/mips: Add a comment with an overview of CP0 registers Aleksandar Markovic
2018-10-15 14:27 ` Stefan Markovic
2018-10-15 23:01 ` Philippe Mathieu-Daudé [this message]
2018-10-15 10:50 ` [Qemu-devel] [PATCH 2/3] target/mips: Add a comment before each CP0 register section in cpu.h Aleksandar Markovic
2018-10-15 10:50 ` [Qemu-devel] [PATCH 3/3] mailmap: Add an item for Yongbok Kim Aleksandar Markovic
2018-10-15 14:31 ` Stefan Markovic
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fb72d6e5-a04b-f3b5-a29c-2e7e112e2ef2@redhat.com \
--to=philmd@redhat.com \
--cc=aleksandar.markovic@rt-rk.com \
--cc=amarkovic@wavecomp.com \
--cc=aurelien@aurel32.net \
--cc=pjovanovic@wavecomp.com \
--cc=qemu-devel@nongnu.org \
--cc=smarkovic@wavecomp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).