From: Artyom Tarasenko <atar4qemu@googlemail.com>
To: qemu-devel <qemu-devel@nongnu.org>
Cc: Blue Swirl <blauwirbel@gmail.com>
Subject: [Qemu-devel] Sparc32 scsi (esp) and openboot
Date: Mon, 20 Jul 2009 20:26:50 +0200 [thread overview]
Message-ID: <fb8d4f70907201126s7c2916a8tb6802dc9d304cdab@mail.gmail.com> (raw)
trying to make the proprietary OBP to boot, I got to the point where
SBus probe finds the scsi controller.
The next step is to find the devices attached to it, but here I get ESP errors.
Actually, I wonder if the very first ESP error may bring ESP in the
state, where it doesn't work properly anymore. The error happens
pretty early, before the "Power-ON Reset" message from OBP.
$ qemu-system-sparc -M SS-20 -L ~/sparc/ -bios ss20_v2.25_rom -nographic -m 512
ESP: Attaching block device 2
ESP: write reg[8]: 0x00 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x20
ESP: write reg[0]: 0x20 -> 0x00
ESP: write reg[3]: 0x00 -> 0xa2
ESP ERROR: esp_mem_writeb: Unhandled ESP command (a2)
Power-ON Reset
...
Probing /iommu@f,e0000000/sbus@f,e0001000 at f,0 espdma esp ESP:
write reg[3]: 0x00 -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[3]: 0x00 -> 0x03
ESP: Bus reset (03)
CPUIRQ: Raise CPU IRQ 4
ESP: read reg[5]: 0x80
CPUIRQ: Lower CPU IRQ 4
ESP: read reg[5]: 0x80
ESP: read reg[5]: 0x80
<the last message repeats 998 times>
Can't clear ESP interrupts: Check SCSI Term. Power Fuse.
sd st ledma le SUNW,bpp
ok
ok test scsi
Dma register test -- succeeded.
Esp register test -- ESP: write reg[8]: 0x07 -> 0x01
ESP: read reg[8]: 0x01
ESP: write reg[8]: 0x01 -> 0x02
ESP: read reg[8]: 0x02
ESP: write reg[8]: 0x02 -> 0x04
ESP: read reg[8]: 0x04
ESP: write reg[8]: 0x04 -> 0x08
ESP: read reg[8]: 0x08
ESP: write reg[8]: 0x08 -> 0x10
ESP: read reg[8]: 0x10
ESP: write reg[8]: 0x10 -> 0x20
ESP: read reg[8]: 0x20
ESP: write reg[8]: 0x20 -> 0x40
ESP: read reg[8]: 0x40
ESP: write reg[8]: 0x40 -> 0x80
ESP: read reg[8]: 0x80
succeeded.
Dma read test -- ESP: write reg[3]: 0x03 -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x02
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xa2
ESP ERROR: esp_mem_writeb: Unhandled ESP command (a2)
ESP: read reg[2]: 0x00
failed.
Dma write test -- ESP: write reg[3]: 0xa2 -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x02
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
ESP: write reg[3]: 0xaa -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x04
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[2]: 0x01 -> 0x02
ESP: write reg[2]: 0x02 -> 0x03
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
ESP: write reg[3]: 0xaa -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x06
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[2]: 0x01 -> 0x02
ESP: write reg[2]: 0x02 -> 0x03
ESP: write reg[2]: 0x03 -> 0x04
ESP: write reg[2]: 0x04 -> 0x05
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
ESP: write reg[3]: 0xaa -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x08
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[2]: 0x01 -> 0x02
ESP: write reg[2]: 0x02 -> 0x03
ESP: write reg[2]: 0x03 -> 0x04
ESP: write reg[2]: 0x04 -> 0x05
ESP: write reg[2]: 0x05 -> 0x06
ESP: write reg[2]: 0x06 -> 0x07
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
ESP: write reg[3]: 0xaa -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x0a
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[2]: 0x01 -> 0x02
ESP: write reg[2]: 0x02 -> 0x03
ESP: write reg[2]: 0x03 -> 0x04
ESP: write reg[2]: 0x04 -> 0x05
ESP: write reg[2]: 0x05 -> 0x06
ESP: write reg[2]: 0x06 -> 0x07
ESP: write reg[2]: 0x07 -> 0x08
ESP: write reg[2]: 0x08 -> 0x09
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
ESP: write reg[3]: 0xaa -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x0c
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[2]: 0x01 -> 0x02
ESP: write reg[2]: 0x02 -> 0x03
ESP: write reg[2]: 0x03 -> 0x04
ESP: write reg[2]: 0x04 -> 0x05
ESP: write reg[2]: 0x05 -> 0x06
ESP: write reg[2]: 0x06 -> 0x07
ESP: write reg[2]: 0x07 -> 0x08
ESP: write reg[2]: 0x08 -> 0x09
ESP: write reg[2]: 0x09 -> 0x0a
ESP: write reg[2]: 0x0a -> 0x0b
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
ESP: write reg[3]: 0xaa -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x0e
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[2]: 0x01 -> 0x02
ESP: write reg[2]: 0x02 -> 0x03
ESP: write reg[2]: 0x03 -> 0x04
ESP: write reg[2]: 0x04 -> 0x05
ESP: write reg[2]: 0x05 -> 0x06
ESP: write reg[2]: 0x06 -> 0x07
ESP: write reg[2]: 0x07 -> 0x08
ESP: write reg[2]: 0x08 -> 0x09
ESP: write reg[2]: 0x09 -> 0x0a
ESP: write reg[2]: 0x0a -> 0x0b
ESP: write reg[2]: 0x0b -> 0x0c
ESP: write reg[2]: 0x0c -> 0x0d
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
ESP: write reg[3]: 0xaa -> 0x02
ESP: Chip reset (02)
ESP: write reg[3]: 0x02 -> 0x00
ESP: NOP (00)
ESP: write reg[5]: 0x00 -> 0x93
ESP: write reg[7]: 0x00 -> 0x00
ESP: write reg[9]: 0x00 -> 0x00
ESP: write reg[8]: 0x00 -> 0x07
ESP: read reg[5]: 0x00
ESP: write reg[8]: 0x07 -> 0x08
ESP: write reg[10]: 0x00 -> 0x01
ESP: write reg[0]: 0x00 -> 0x10
ESP: write reg[2]: 0x00 -> 0x00
ESP: write reg[2]: 0x00 -> 0x01
ESP: write reg[2]: 0x01 -> 0x02
ESP: write reg[2]: 0x02 -> 0x03
ESP: write reg[2]: 0x03 -> 0x04
ESP: write reg[2]: 0x04 -> 0x05
ESP: write reg[2]: 0x05 -> 0x06
ESP: write reg[2]: 0x06 -> 0x07
ESP: write reg[2]: 0x07 -> 0x08
ESP: write reg[2]: 0x08 -> 0x09
ESP: write reg[2]: 0x09 -> 0x0a
ESP: write reg[2]: 0x0a -> 0x0b
ESP: write reg[2]: 0x0b -> 0x0c
ESP: write reg[2]: 0x0c -> 0x0d
ESP: write reg[2]: 0x0d -> 0x0e
ESP: write reg[2]: 0x0e -> 0x0f
ESP ERROR: esp_mem_writeb: fifo overrun
ESP: write reg[1]: 0x00 -> 0x00
ESP: write reg[3]: 0x00 -> 0xaa
ESP ERROR: esp_mem_writeb: Unhandled ESP command (aa)
succeeded.
scsi selftest failed. Return code = -1
ok
Any ideas?
reply other threads:[~2009-07-20 18:26 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fb8d4f70907201126s7c2916a8tb6802dc9d304cdab@mail.gmail.com \
--to=atar4qemu@googlemail.com \
--cc=blauwirbel@gmail.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).