From: Xiaoyao Li <xiaoyao.li@intel.com>
To: Tao Su <tao1.su@linux.intel.com>, qemu-devel@nongnu.org
Cc: pbonzini@redhat.com, richard.henderson@linaro.org,
yang.zhong@intel.com, jing2.liu@intel.com, vkuznets@redhat.com,
philmd@linaro.org
Subject: Re: [PATCH v2 0/6] target/i386: Support new Intel platform Instructions in CPUID enumeration
Date: Sat, 4 Mar 2023 12:04:51 +0800 [thread overview]
Message-ID: <fd4b1ce6-d998-c1e7-f9ce-469b757d8f9d@intel.com> (raw)
In-Reply-To: <20230303065913.1246327-1-tao1.su@linux.intel.com>
On 3/3/2023 2:59 PM, Tao Su wrote:
> Intel platforms Granite Rapids/Sierra Forest introduce below new
> instructions and CPUID leaves:
>
> - CMPccXADD CPUID.(EAX=7,ECX=1):EAX[bit 7]
> - AMX-FP16 CPUID.(EAX=7,ECX=1):EAX[bit 21]
> - AVX-IFMA CPUID.(EAX=7,ECX=1):EAX[bit 23]
> - AVX-VNNI-INT8 CPUID.(EAX=7,ECX=1):EDX[bit 4]
> - AVX-NE-CONVERT CPUID.(EAX=7,ECX=1):EDX[bit 5]
> - PREFETCHITI CPUID.(EAX=7,ECX=1):EDX[bit 14]
>
> Details can be found in recent Intel ISE (Instruction Set Extensions)[1].
>
> KVM part of advertising these CPUID bits have been already in Linux
> mainline from commit(6a19d7aa5821) to commit(29c46979b25d). This series
> adds the counterpart in QEMU to allow these features exposed to guest.
>
> [1] Intel ISE: https://cdrdv2.intel.com/v1/dl/getContent/671368
>
For the whole series,
Reviewed-by: Xiaoyao Li <xiaoyao.li@intel.com>
> ---
>
> Changelog:
>
> v2:
> - Rebase to latest QEMU.
> - Improve changelog.
> v1:
> - https://lore.kernel.org/all/20221208071917.1923093-1-jiaxi.chen@linux.intel.com/
>
> Jiaxi Chen (6):
> target/i386: Add support for CMPCCXADD in CPUID enumeration
> target/i386: Add support for AMX-FP16 in CPUID enumeration
> target/i386: Add support for AVX-IFMA in CPUID enumeration
> target/i386: Add support for AVX-VNNI-INT8 in CPUID enumeration
> target/i386: Add support for AVX-NE-CONVERT in CPUID enumeration
> target/i386: Add support for PREFETCHIT0/1 in CPUID enumeration
>
> target/i386/cpu.c | 26 +++++++++++++++++++++++---
> target/i386/cpu.h | 14 ++++++++++++++
> 2 files changed, 37 insertions(+), 3 deletions(-)
>
>
> base-commit: 627634031092e1514f363fd8659a579398de0f0e
next prev parent reply other threads:[~2023-03-04 4:05 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-03 6:59 [PATCH v2 0/6] target/i386: Support new Intel platform Instructions in CPUID enumeration Tao Su
2023-03-03 6:59 ` [PATCH v2 1/6] target/i386: Add support for CMPCCXADD " Tao Su
2023-03-03 6:59 ` [PATCH v2 2/6] target/i386: Add support for AMX-FP16 " Tao Su
2023-03-03 6:59 ` [PATCH v2 3/6] target/i386: Add support for AVX-IFMA " Tao Su
2023-03-03 6:59 ` [PATCH v2 4/6] target/i386: Add support for AVX-VNNI-INT8 " Tao Su
2023-03-03 6:59 ` [PATCH v2 5/6] target/i386: Add support for AVX-NE-CONVERT " Tao Su
2023-03-03 6:59 ` [PATCH v2 6/6] target/i386: Add support for PREFETCHIT0/1 " Tao Su
2023-03-04 4:04 ` Xiaoyao Li [this message]
2023-04-26 12:24 ` [PATCH v2 0/6] target/i386: Support new Intel platform Instructions " Paolo Bonzini
2023-04-27 1:39 ` Tao Su
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fd4b1ce6-d998-c1e7-f9ce-469b757d8f9d@intel.com \
--to=xiaoyao.li@intel.com \
--cc=jing2.liu@intel.com \
--cc=pbonzini@redhat.com \
--cc=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=tao1.su@linux.intel.com \
--cc=vkuznets@redhat.com \
--cc=yang.zhong@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).