From: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
To: Richard Henderson <richard.henderson@linaro.org>, qemu-devel@nongnu.org
Cc: shorne@gmail.com
Subject: Re: [Qemu-devel] [PATCH v3 01/23] target/openrisc: Fix mtspr shadow gprs
Date: Thu, 28 Jun 2018 11:10:19 -0300 [thread overview]
Message-ID: <ff0f60f7-a26d-a35b-5223-77a51a69d834@amsat.org> (raw)
In-Reply-To: <20180628030330.15615-2-richard.henderson@linaro.org>
On 06/28/2018 12:03 AM, Richard Henderson wrote:
> Missing break.
"when added in d89e71e873d"?
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
> ---
> target/openrisc/sys_helper.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/target/openrisc/sys_helper.c b/target/openrisc/sys_helper.c
> index b284064381..2f337363ec 100644
> --- a/target/openrisc/sys_helper.c
> +++ b/target/openrisc/sys_helper.c
> @@ -98,6 +98,7 @@ void HELPER(mtspr)(CPUOpenRISCState *env,
> case TO_SPR(0, 1024) ... TO_SPR(0, 1024 + (16 * 32)): /* Shadow GPRs */
> idx = (spr - 1024);
> env->shadow_gpr[idx / 32][idx % 32] = rb;
> + break;
>
> case TO_SPR(1, 512) ... TO_SPR(1, 512+DTLB_SIZE-1): /* DTLBW0MR 0-127 */
> idx = spr - TO_SPR(1, 512);
>
next prev parent reply other threads:[~2018-06-28 14:10 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-28 3:03 [Qemu-devel] [PATCH v3 00/23] target/openrisc improvements Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 01/23] target/openrisc: Fix mtspr shadow gprs Richard Henderson
2018-06-28 14:10 ` Philippe Mathieu-Daudé [this message]
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 02/23] target/openrisc: Add print_insn_or1k Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 03/23] target/openrisc: Log interrupts Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 04/23] target/openrisc: Remove DISAS_JUMP & DISAS_TB_JUMP Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 05/23] target/openrisc: Use exit_tb instead of CPU_INTERRUPT_EXITTB Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 06/23] target/openrisc: Fix singlestep_enabled Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 07/23] target/openrisc: Link more translation blocks Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 08/23] target/openrisc: Split out is_user Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 09/23] target/openrisc: Exit the TB after l.mtspr Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 10/23] target/openrisc: Form the spr index from tcg Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 11/23] target/openrisc: Merge tlb allocation into CPUOpenRISCState Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 12/23] target/openrisc: Remove indirect function calls for mmu Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 13/23] target/openrisc: Merge mmu_helper.c into mmu.c Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 14/23] target/openrisc: Reduce tlb to a single dimension Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 15/23] target/openrisc: Fix tlb flushing in mtspr Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 16/23] target/openrisc: Fix cpu_mmu_index Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 17/23] target/openrisc: Use identical sizes for ITLB and DTLB Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 18/23] target/openrisc: Stub out handle_mmu_fault for softmmu Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 19/23] target/openrisc: Increase the TLB size Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 20/23] target/openrisc: Reorg tlb lookup Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 21/23] target/openrisc: Add support in scripts/qemu-binfmt-conf.sh Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 22/23] linux-user: Implement signals for openrisc Richard Henderson
2018-06-28 3:03 ` [Qemu-devel] [PATCH v3 23/23] linux-user: Fix struct sigaltstack " Richard Henderson
2018-06-28 21:31 ` [Qemu-devel] [PATCH v3 00/23] target/openrisc improvements Stafford Horne
2018-07-02 12:27 ` Peter Maydell
2018-07-02 2:39 ` no-reply
2018-07-02 12:01 ` Stafford Horne
2018-07-02 14:26 ` Richard Henderson
2018-07-02 14:39 ` Stafford Horne
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ff0f60f7-a26d-a35b-5223-77a51a69d834@amsat.org \
--to=f4bug@amsat.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=shorne@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).