From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1O6Rpx-0002ou-Bq for qemu-devel@nongnu.org; Mon, 26 Apr 2010 13:11:13 -0400 Received: from [140.186.70.92] (port=35303 helo=eggs.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1O6Rpt-0002nd-1F for qemu-devel@nongnu.org; Mon, 26 Apr 2010 13:11:12 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.69) (envelope-from ) id 1O6Rpq-0005lA-2S for qemu-devel@nongnu.org; Mon, 26 Apr 2010 13:11:08 -0400 Received: from mail-pz0-f204.google.com ([209.85.222.204]:54385) by eggs.gnu.org with esmtp (Exim 4.69) (envelope-from ) id 1O6Rpp-0005l0-UB for qemu-devel@nongnu.org; Mon, 26 Apr 2010 13:11:06 -0400 Received: by pzk42 with SMTP id 42so8087298pzk.4 for ; Mon, 26 Apr 2010 10:11:04 -0700 (PDT) MIME-Version: 1.0 In-Reply-To: <7193FDBE-AE3E-4597-A8DD-A20F577230A6@kernel.crashing.org> References: <1271841716-11582-1-git-send-email-thomas_ml@monjalon.net> <1271841716-11582-3-git-send-email-thomas_ml@monjalon.net> <9658034F-3621-4F6B-BBD7-CFDAF7E8BCDB@suse.de> <201004211407.50369.thomas_ml@monjalon.net> <4BCEF15B.7020204@suse.de> <7193FDBE-AE3E-4597-A8DD-A20F577230A6@kernel.crashing.org> Date: Mon, 26 Apr 2010 20:11:03 +0300 Message-ID: Subject: Re: [Qemu-devel] [PATCH 2/2] target-ppc: fix interrupt vectors for MPC603 and e300 From: Blue Swirl Content-Type: text/plain; charset=UTF-8 List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Segher Boessenkool Cc: Alexander Graf , qemu-devel@nongnu.org On 4/26/10, Segher Boessenkool wrote: > > > > > It is explained in [e300CORERM] at chapters 5.2.3, 5.5.1.1 and 8.3.3. > > > Clearly, the vector offset is 0x100 and the exception prefix can be 0 or > > > 0xFFF00000, depending of the MSR[IP] bit. > > > > > > So, yes, I'm sure the value of hreset_vector must be 0x100. > > > But hreset_excp_prefix can change. It could be another patch. > > > > > > > Interesting. That's different from 970. > > > > On 970, you can have the same effect (well, more general) by > changing HIOR. > > > > > > > About the prefix initialization, the datasheet says it is "determined by > > > MSR[IP]". and is "determined by the state of the msrip signal". But I > don't > > > understand what is the msrip signal and how MSR[IP] is changed (is it > related > > > to msrip ?). Do you have an explanation for this part ? > > > > > > > Your code can change MSR[IP]; there is also a strapping pin that is > sampled on HRESET (and copied to MSR[IP]). Wouldn't this mean that when the reset is issued by hardware, MSR[IP] is always 1 (to boot from ROM) but with software reset it can take software defined values? I think now QEMU ignores MSR[IP].