From: Dirk Behme <dirk.behme@gmail.com>
To: Zijing Zhang <zijing.zhang@ry.rs>,
dakr@kernel.org, linux-pci@vger.kernel.org,
rust-for-linux@vger.kernel.org
Cc: bhelgaas@google.com, kwilczynski@kernel.org, ojeda@kernel.org,
gary@garyguo.net
Subject: Re: [PATCH 2/2] samples: rust: pci: exercise capability lookup
Date: Sat, 31 Jan 2026 14:34:05 +0100 [thread overview]
Message-ID: <49693073-e49e-4b5f-849b-6dd5fd3de712@gmail.com> (raw)
In-Reply-To: <20260131040200.1242566-3-zijing.zhang@ry.rs>
On 31.01.26 05:02, Zijing Zhang wrote:
> Use the new pci::Device capability helpers to locate a few common
> capabilities (standard and extended).
>
> Also try a best-effort self-check to exercise the `Some(offset)` path
> when the device advertises a standard capability list or an ext-cap header.
>
> Signed-off-by: Zijing Zhang <zijing.zhang@ry.rs>
> ---
> samples/rust/rust_driver_pci.rs | 90 +++++++++++++++++++++++++++++++++
> 1 file changed, 90 insertions(+)
>
> diff --git a/samples/rust/rust_driver_pci.rs b/samples/rust/rust_driver_pci.rs
> index 4dfb8a6a4707..195d37edff2c 100644
> --- a/samples/rust/rust_driver_pci.rs
> +++ b/samples/rust/rust_driver_pci.rs
> @@ -5,6 +5,7 @@
> //! To make this driver probe, QEMU must be run with `-device pci-testdev`.
>
> use kernel::{
> + bindings,
> device::Bound,
> device::Core,
> devres::Devres,
> @@ -89,6 +90,95 @@ fn config_space(pdev: &pci::Device<Bound>) {
> "pci-testdev config space read32 BAR 0: {:x}\n",
> config.read32(0x10)
> );
> +
> + for (name, id) in [
> + ("PM", bindings::PCI_CAP_ID_PM as u8),
> + ("MSI", bindings::PCI_CAP_ID_MSI as u8),
> + ("PCIe", bindings::PCI_CAP_ID_EXP as u8),
Would it make sense to drop the direct usage of `bindings` by the
user? And add an abstraction for this in pci.rs? E.g. an enum?
> + ] {
> + if let Some(pos) = pdev.find_capability(id) {
> + dev_info!(pdev.as_ref(), "pci-testdev {name} cap @ 0x{:02x}\n", pos);
Just as a heads up, using `as_ref()`in the `dev_*` prints should be
obsolete soon:
https://lore.kernel.org/rust-for-linux/20260120181152.3640314-2-gary@kernel.org/
> + } else {
> + dev_info!(pdev.as_ref(), "pci-testdev has no {name} capability\n");
> + }
> + }
> +
> + // Best-effort self-check to exercise the `Some(offset)` path:
> + // If the device advertises a standard capability list, read the first capability ID
> + // directly from config space and verify that `find_capability()` returns an offset.
> + let status = config.read16(bindings::PCI_STATUS as usize);
> + if (status & bindings::PCI_STATUS_CAP_LIST as u16) != 0 {
> + let pos = config.read8(bindings::PCI_CAPABILITY_LIST as usize);
An other heads up: This should use the `register!()` macro soon:
https://lore.kernel.org/rust-for-linux/20260128-register-v4-6-aee3a33d9649@nvidia.com/
> + if pos != 0 {
> + let id = config.read8(pos as usize + bindings::PCI_CAP_LIST_ID as usize);
> + match pdev.find_capability(id) {
> + Some(found) => dev_info!(
> + pdev.as_ref(),
> + "pci-testdev selfcheck: cap id 0x{:02x} @ 0x{:02x} (find -> 0x{:02x})\n",
> + id,
> + pos,
> + found
> + ),
> + None => dev_info!(
> + pdev.as_ref(),
> + "pci-testdev selfcheck: cap id 0x{:02x} @ 0x{:02x} (find -> none)\n",
> + id,
> + pos
> + ),
> + }
> + } else {
> + dev_info!(pdev.as_ref(), "pci-testdev selfcheck: empty cap list\n");
> + }
> + } else {
> + dev_info!(pdev.as_ref(), "pci-testdev selfcheck: no cap list\n");
> + }
Could the indentation and nesting level of this block be reduced by
moving this to a helper function, e.g. `check_standard_capability()`,
and in that use early returns?
Same for the extended capabilities below (e.g.
`check_extended_capability()`).
And, going even one step further: I don't know much about PCI, but is
this a common pattern several users / drivers might need? If so it
might make sense to move some of this `check_*_capability()` to pci.rs?
Best regards
Dirk
> + for (name, id) in [
> + ("DSN", bindings::PCI_EXT_CAP_ID_DSN as u16),
> + ("SR-IOV", bindings::PCI_EXT_CAP_ID_SRIOV as u16),
> + ] {
> + if let Some(pos) = pdev.find_ext_capability(id) {
> + dev_info!(pdev.as_ref(), "pci-testdev {name} ext cap @ 0x{:04x}\n", pos);
> + } else {
> + dev_info!(pdev.as_ref(), "pci-testdev has no {name} ext capability\n");
> + }
> + }
> +
> + // Best-effort self-check for extended capabilities.
> + //
> + // If the device has PCIe extended configuration space, verify that
> + // `find_ext_capability()` can find the ID from the first extended
> + // capability header (which is located right after the 256-byte legacy
> + // configuration space).
> + if let Ok(config_ext) = pdev.config_space_extended() {
> + let hdr = config_ext.read32(bindings::PCI_CFG_SPACE_SIZE as usize);
> + if hdr != 0 && hdr != u32::MAX {
> + let id = (hdr & 0xffff) as u16;
> + match pdev.find_ext_capability(id) {
> + Some(found) => dev_info!(
> + pdev.as_ref(),
> + "pci-testdev selfcheck: ext cap id 0x{:04x} @ 0x{:04x} (find -> 0x{:04x})\n",
> + id,
> + bindings::PCI_CFG_SPACE_SIZE,
> + found
> + ),
> + None => dev_info!(
> + pdev.as_ref(),
> + "pci-testdev selfcheck: ext cap id 0x{:04x} @ 0x{:04x} (find -> none)\n",
> + id,
> + bindings::PCI_CFG_SPACE_SIZE
> + ),
> + }
> + } else {
> + dev_info!(
> + pdev.as_ref(),
> + "pci-testdev selfcheck: no ext cap header @ 0x{:04x}\n",
> + bindings::PCI_CFG_SPACE_SIZE
> + );
> + }
> + } else {
> + dev_info!(pdev.as_ref(), "pci-testdev selfcheck: no ext config space\n");
> + }
> }
> }
>
next prev parent reply other threads:[~2026-01-31 13:34 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-31 4:01 [PATCH 0/2] rust: pci: add capability lookup helpers Zijing Zhang
2026-01-31 4:01 ` [PATCH 1/2] " Zijing Zhang
2026-01-31 4:02 ` [PATCH 2/2] samples: rust: pci: exercise capability lookup Zijing Zhang
2026-01-31 9:17 ` kernel test robot
2026-01-31 13:34 ` Dirk Behme [this message]
2026-01-31 14:22 ` Zijing Zhang
2026-01-31 9:51 ` [PATCH v2 0/2] rust: pci: add capability lookup helpers Zijing Zhang
2026-01-31 9:51 ` [PATCH v2 1/2] " Zijing Zhang
2026-01-31 9:51 ` [PATCH v2 2/2] samples: rust: pci: exercise capability lookup Zijing Zhang
2026-01-31 15:17 ` [PATCH v3 0/2] rust: pci: add capability lookup helpers Zijing Zhang
2026-01-31 15:17 ` [PATCH v3 1/2] " Zijing Zhang
2026-02-01 6:24 ` Dirk Behme
2026-01-31 15:17 ` [PATCH v3 2/2] samples: rust: pci: exercise capability lookup Zijing Zhang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=49693073-e49e-4b5f-849b-6dd5fd3de712@gmail.com \
--to=dirk.behme@gmail.com \
--cc=bhelgaas@google.com \
--cc=dakr@kernel.org \
--cc=gary@garyguo.net \
--cc=kwilczynski@kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=ojeda@kernel.org \
--cc=rust-for-linux@vger.kernel.org \
--cc=zijing.zhang@ry.rs \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox