public inbox for rust-for-linux@vger.kernel.org
 help / color / mirror / Atom feed
From: "Alexandre Courbot" <acourbot@nvidia.com>
To: "Gary Guo" <gary@garyguo.net>
Cc: "Timur Tabi" <ttabi@nvidia.com>,
	"Danilo Krummrich" <dakr@kernel.org>,
	"John Hubbard" <jhubbard@nvidia.com>,
	"Joel Fernandes" <joelagnelf@nvidia.com>,
	<rust-for-linux@vger.kernel.org>, <nouveau@lists.freedesktop.org>
Subject: Re: [PATCH v8 02/13] gpu: nova-core: add ImemNonSecure section infrastructure
Date: Sat, 24 Jan 2026 08:02:24 +0900	[thread overview]
Message-ID: <DFWCDCK7DYN0.2VQJ6GJM22Y9I@nvidia.com> (raw)
In-Reply-To: <DFW63WY91QTU.1EL0WDLU4Y5RO@garyguo.net>

On Sat Jan 24, 2026 at 3:07 AM JST, Gary Guo wrote:
> On Thu Jan 22, 2026 at 10:28 PM GMT, Timur Tabi wrote:
>> The GSP booter firmware in Turing and GA100 includes a third memory
>> section called ImemNonSecure, which is non-secure IMEM.  This section
>> must be loaded separately from DMEM and secure IMEM, but only if it
>> actually exists.
>>
>> Signed-off-by: Timur Tabi <ttabi@nvidia.com>
>> Reviewed-by: John Hubbard <jhubbard@nvidia.com>
>> ---
>>  drivers/gpu/nova-core/falcon.rs          | 19 +++++++++++++++++--
>>  drivers/gpu/nova-core/firmware/booter.rs |  9 +++++++++
>>  drivers/gpu/nova-core/firmware/fwsec.rs  |  5 +++++
>>  3 files changed, 31 insertions(+), 2 deletions(-)
>>
>> diff --git a/drivers/gpu/nova-core/falcon.rs b/drivers/gpu/nova-core/falcon.rs
>> index 310d4e75bad3..0d1a0f86d83c 100644
>> --- a/drivers/gpu/nova-core/falcon.rs
>> +++ b/drivers/gpu/nova-core/falcon.rs
>> @@ -242,6 +242,9 @@ fn from(value: PeregrineCoreSelect) -> Self {
>>  pub(crate) enum FalconMem {
>>      /// Secure Instruction Memory.
>>      ImemSecure,
>> +    /// Non-Secure Instruction Memory.
>> +    #[expect(unused)]
>> +    ImemNonSecure,
>>      /// Data Memory.
>>      Dmem,
>>  }
>> @@ -351,6 +354,10 @@ pub(crate) trait FalconLoadParams {
>>      /// Returns the load parameters for Secure `IMEM`.
>>      fn imem_sec_load_params(&self) -> FalconLoadTarget;
>>  
>> +    /// Returns the load parameters for Non-Secure `IMEM`,
>> +    /// used only on Turing and GA100.
>> +    fn imem_ns_load_params(&self) -> Option<FalconLoadTarget>;
>> +
>>      /// Returns the load parameters for `DMEM`.
>>      fn dmem_load_params(&self) -> FalconLoadTarget;
>>  
>> @@ -460,7 +467,9 @@ fn dma_wr<F: FalconFirmware<Target = E>>(
>>          //
>>          // For DMEM we can fold the start offset into the DMA handle.
>>          let (src_start, dma_start) = match target_mem {
>> -            FalconMem::ImemSecure => (load_offsets.src_start, fw.dma_handle()),
>> +            FalconMem::ImemSecure | FalconMem::ImemNonSecure => {
>> +                (load_offsets.src_start, fw.dma_handle())
>> +            }
>>              FalconMem::Dmem => (
>>                  0,
>>                  fw.dma_handle_with_offset(load_offsets.src_start.into_safe_cast())?,
>> @@ -517,7 +526,7 @@ fn dma_wr<F: FalconFirmware<Target = E>>(
>>  
>>          let cmd = regs::NV_PFALCON_FALCON_DMATRFCMD::default()
>>              .set_size(DmaTrfCmdSize::Size256B)
>> -            .set_imem(target_mem == FalconMem::ImemSecure)
>> +            .set_imem(target_mem != FalconMem::Dmem)
>>              .set_sec(if sec { 1 } else { 0 });
>>  
>>          for pos in (0..num_transfers).map(|i| i * DMA_LEN) {
>> @@ -546,6 +555,12 @@ fn dma_wr<F: FalconFirmware<Target = E>>(
>>  
>>      /// Perform a DMA load into `IMEM` and `DMEM` of `fw`, and prepare the falcon to run it.
>>      pub(crate) fn dma_load<F: FalconFirmware<Target = E>>(&self, bar: &Bar0, fw: &F) -> Result {
>> +        // The Non-Secure section only exists on firmware used by Turing and GA100, and
>> +        // those platforms do not use DMA.
>> +        if fw.imem_ns_load_params().is_some() {
>> +            return Err(EINVAL);
>> +        }
>
> As pointed out in last round of review this is unreachable code.
>
> I am not too against in leaving it in as is, but for checks that assist
> debugging only, I would probably use `debug_assert` myself.

I expect this bit of code to go away when we address the remaining issues
with the last 2 patches, but let me add a `debug_assert` for now.

  reply	other threads:[~2026-01-23 23:02 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-01-22 22:28 [PATCH v8 00/13] gpu: nova-core: add Turing support Timur Tabi
2026-01-22 22:28 ` [PATCH v8 01/13] gpu: nova-core: rename Imem to ImemSecure Timur Tabi
2026-01-22 22:28 ` [PATCH v8 02/13] gpu: nova-core: add ImemNonSecure section infrastructure Timur Tabi
2026-01-23 18:07   ` Gary Guo
2026-01-23 23:02     ` Alexandre Courbot [this message]
2026-01-22 22:28 ` [PATCH v8 03/13] gpu: nova-core: support header parsing on Turing/GA100 Timur Tabi
2026-01-22 22:28 ` [PATCH v8 04/13] gpu: nova-core: add support for Turing/GA100 fwsignature Timur Tabi
2026-01-22 22:28 ` [PATCH v8 05/13] gpu: nova-core: add NV_PFALCON_FALCON_DMATRFCMD::with_falcon_mem() Timur Tabi
2026-01-22 22:28 ` [PATCH v8 06/13] gpu: nova-core: move some functions into the HAL Timur Tabi
2026-01-22 22:28 ` [PATCH v8 07/13] gpu: nova-core: Add basic Turing HAL Timur Tabi
2026-01-22 22:28 ` [PATCH v8 08/13] gpu: nova-core: add NV_PFALCON_FALCON_ENGINE::reset_engine() Timur Tabi
2026-01-22 22:28 ` [PATCH v8 09/13] gpu: nova-core: add Falcon HAL method load_method() Timur Tabi
2026-01-24  2:26   ` Alexandre Courbot
2026-01-24  4:56     ` Timur Tabi
2026-01-24 11:56       ` Miguel Ojeda
2026-01-24 12:04         ` Danilo Krummrich
2026-01-24 12:40       ` Alexandre Courbot
2026-01-22 22:28 ` [PATCH v8 10/13] gpu: nova-core: add FalconUCodeDescV2 support Timur Tabi
2026-01-22 22:28 ` [PATCH v8 11/13] gpu: nova-core: align LibosMemoryRegionInitArgument size to page size Timur Tabi
2026-01-23 18:14   ` Gary Guo
2026-01-23 18:41     ` Timur Tabi
2026-01-23 20:15       ` John Hubbard
2026-01-23 22:54     ` Alexandre Courbot
2026-01-22 22:28 ` [PATCH v8 12/13] gpu: nova-core: add PIO support for loading firmware images Timur Tabi
2026-01-22 22:28 ` [PATCH v8 13/13] gpu: nova-core: use the Generic Bootloader to boot FWSEC Timur Tabi
2026-01-23 12:20 ` [PATCH v8 00/13] gpu: nova-core: add Turing support Danilo Krummrich
2026-01-24  2:27   ` Alexandre Courbot
2026-01-23 18:36 ` Gary Guo
2026-01-23 23:01   ` Alexandre Courbot

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=DFWCDCK7DYN0.2VQJ6GJM22Y9I@nvidia.com \
    --to=acourbot@nvidia.com \
    --cc=dakr@kernel.org \
    --cc=gary@garyguo.net \
    --cc=jhubbard@nvidia.com \
    --cc=joelagnelf@nvidia.com \
    --cc=nouveau@lists.freedesktop.org \
    --cc=rust-for-linux@vger.kernel.org \
    --cc=ttabi@nvidia.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox