Linux SOC development
 help / color / mirror / Atom feed
From: Conor Dooley <conor@kernel.org>
To: soc@kernel.org
Cc: conor@kernel.org, palmer@dabbelt.com,
	linux-riscv@lists.infradead.org, soc@kernel.org
Subject: [GIT PULL] RISC-V Devicetrees for v6.6-pt2
Date: Sat, 19 Aug 2023 10:00:34 +0100	[thread overview]
Message-ID: <20230819-unwieldy-railing-9bba2b176aa7@spud> (raw)

[-- Attachment #1: Type: text/plain, Size: 2178 bytes --]

Hey Arnd,

If it's not too late, could you please take this part 2? There's not too
much in here, mainly another minimal th1520-based devicetree for the
BeagleV Ahead.

Thanks,
Conor.

The following changes since commit f331eb1f5454123f3cec51c18a3d86c2a53bddb9:

  riscv: dts: starfive: jh7110: Fix GMAC configuration (2023-08-13 11:12:20 +0100)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ tags/riscv-dt-for-v6.6-pt2

for you to fetch changes up to a3ce3ff28385c7c0f8503e83f5d42d2083e16390:

  riscv: dts: change TH1520 files to dual license (2023-08-16 18:59:30 +0100)

----------------------------------------------------------------
RISC-V Devicetrees for v6.6 Part 2

T-Head:
Add a second minimal devicetree for the second board using the th1520
SoC, the BeagleV Ahead. As with the Lichee Pi 4a, this is sufficient
only for booting to a console, with work on the mmc, clocks and ethernet
sides of things under way. A relicense to a dual licence for the
existing devicetree files is also done, for good measure.
RISC-V Devicetrees for v6.6-pt2

StarFive:
Fix the sort order of some nodes that I resolved incorrectly during a
merge conflict.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

----------------------------------------------------------------
Conor Dooley (1):
      riscv: dts: starfive: fix jh7110 qspi sort order

Drew Fustini (3):
      dt-bindings: riscv: Add BeagleV Ahead board compatibles
      riscv: dts: thead: add BeagleV Ahead board device tree
      riscv: dts: change TH1520 files to dual license

 Documentation/devicetree/bindings/riscv/thead.yaml |  4 ++
 arch/riscv/boot/dts/starfive/jh7110.dtsi           | 38 +++++++-------
 arch/riscv/boot/dts/thead/Makefile                 |  2 +-
 arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts | 61 ++++++++++++++++++++++
 .../boot/dts/thead/th1520-lichee-module-4a.dtsi    |  2 +-
 arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts  |  2 +-
 arch/riscv/boot/dts/thead/th1520.dtsi              |  2 +-
 7 files changed, 88 insertions(+), 23 deletions(-)
 create mode 100644 arch/riscv/boot/dts/thead/th1520-beaglev-ahead.dts

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

             reply	other threads:[~2023-08-19  9:00 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-08-19  9:00 Conor Dooley [this message]
2023-08-22  2:31 ` [GIT PULL] RISC-V Devicetrees for v6.6-pt2 patchwork-bot+linux-soc

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230819-unwieldy-railing-9bba2b176aa7@spud \
    --to=conor@kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=palmer@dabbelt.com \
    --cc=soc@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox