From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from fout-a3-smtp.messagingengine.com (fout-a3-smtp.messagingengine.com [103.168.172.146]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 103B71C2324; Wed, 7 May 2025 16:08:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.146 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746634126; cv=none; b=SQACgVnHDowBOME7oyAXfBjb9r3rElkhNGIc/dhsiLYBFREJ3euc0S6LryiF6r4QIYwUm5vOHvLprLasHGJCWZss76PyHgGx6uwWoLq1CU6Pz6mTdG/NHdZGw5dSKNOfXnmc6E38CYksiCWb4n7FPI5IP+UEuFIJR6xLDZNgJu8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746634126; c=relaxed/simple; bh=mlnnCW7IHjCAEgRBhdsidNc1tK2Ui7lRyZeuljTOhSA=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=VHQYvq5m2KKxvFCqEeYWUGNRbM85b6qbKPPDDQ3JpLBp2Slg7Pa1dt5MQrzKGqyUJdBZfWIAei0i8IjOGqjBKyQOOWUOJq1NbAyHgVu5/2WkEKiH2v2F+BAlwmVJ5HC/54FI4z5rnLRbnoYdHQYsN3AO0kVp4jOzdOTFpnqgtgQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=svenpeter.dev; spf=pass smtp.mailfrom=svenpeter.dev; dkim=pass (2048-bit key) header.d=svenpeter.dev header.i=@svenpeter.dev header.b=QhMACibK; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=mkxzDmZ8; arc=none smtp.client-ip=103.168.172.146 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=svenpeter.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=svenpeter.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=svenpeter.dev header.i=@svenpeter.dev header.b="QhMACibK"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="mkxzDmZ8" Received: from phl-compute-01.internal (phl-compute-01.phl.internal [10.202.2.41]) by mailfout.phl.internal (Postfix) with ESMTP id 01F8F1380109; Wed, 7 May 2025 12:08:42 -0400 (EDT) Received: from phl-mailfrontend-01 ([10.202.2.162]) by phl-compute-01.internal (MEProxy); Wed, 07 May 2025 12:08:42 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=svenpeter.dev; h=cc:cc:content-transfer-encoding:content-type:date:date:from :from:in-reply-to:message-id:mime-version:reply-to:subject :subject:to:to; s=fm1; t=1746634121; x=1746720521; bh=SPLHEnL32V Mztrcnb47sdOOIp8DhV7sAw4bVApA3vKY=; b=QhMACibKXCS8SvOVvp9KFMJlP1 MdVstuoK/2maW98xhdrSHmGTefSHzOafHR6zmnfhUFNkbL6EaTtno5pGGcfYFzHR r7yJsjSzRZS2cwII8Bp2fjnO8FUPcyD5sXRUPoLjyQ7seupCQG8E6ao57DomT9F8 V7Ije9Gkz8xidSbA9/8uKgV1mGHoUXVqAbqH9wg35Oky0h6yffY3y+ciOeVHsb/v PD01ln6VdrTOqU8AR4+AyI//ZQSIOAs8tQQEdFN2pBFQlm5dWE0G3LSK15PeWRje nuKWiKRCKfpGAd8biDyNuC4jyLxctrsSDX1OS5+vWlfdG7JlcMeYMhBbVk1w== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:date:date:feedback-id:feedback-id:from:from :in-reply-to:message-id:mime-version:reply-to:subject:subject:to :to:x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s=fm3; t= 1746634121; x=1746720521; bh=SPLHEnL32VMztrcnb47sdOOIp8DhV7sAw4b VApA3vKY=; b=mkxzDmZ8c5cNiWRimD4kpXn6TbwfU9L2hM4u8KzEaDWkStygyXW amvVUFC4CWtBk679jVeXvjJy7n0LLPiDq7SqmQudZns12koLJxC4oNhb+ervOgTY vhv8l0r+7OONw+nhTooXYmE5MurVv0ii/+S1fvuyKI7WpBvh0SBiQ+yh3tVMBta6 BBxfBCeEGFXXWa/xD/YafG2pd7VF2LPtpSo8qAUcbhINvMl+RVahXZBY5RPIjHRD U3Mim/2Oi+ZG/fVVIzLm/frDGHw3lsjxCBqAQFg1z/uYdKCg8zpnHmOqosg0SFtD NBpGxvLE0kXaKy+UYtLDa4Fv2HHseOPQm/g== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeefvddrtddtgddvkeejfedtucetufdoteggodetrf dotffvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdggtfgfnhhsuhgsshgtrhhisggv pdfurfetoffkrfgpnffqhgenuceurghilhhouhhtmecufedttdenucenucfjughrpefhvf evufffkffoggfgsedtkeertdertddtnecuhfhrohhmpefuvhgvnhcurfgvthgvrhcuoehs vhgvnhesshhvvghnphgvthgvrhdruggvvheqnecuggftrfgrthhtvghrnhepudeiiefhge etgfektdeiffekhfejgeeikefftdfghfegveegkeegjeetueffvdeinecuffhomhgrihhn pehgihhthhhusgdrtghomhenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmh grihhlfhhrohhmpehsvhgvnhesshhvvghnphgvthgvrhdruggvvhdpnhgspghrtghpthht ohepgedpmhhouggvpehsmhhtphhouhhtpdhrtghpthhtohepshhotgeslhhishhtshdrlh hinhhugidruggvvhdprhgtphhtthhopegrshgrhhhisehlihhsthhsrdhlihhnuhigrdgu vghvpdhrtghpthhtoheplhhinhhugidqrghrmhdqkhgvrhhnvghlsehlihhsthhsrdhinh hfrhgruggvrggurdhorhhgpdhrtghpthhtoheplhhinhhugidqkhgvrhhnvghlsehvghgv rhdrkhgvrhhnvghlrdhorhhg X-ME-Proxy: Feedback-ID: i51094778:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Wed, 7 May 2025 12:08:40 -0400 (EDT) From: Sven Peter To: soc@lists.linux.dev Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [GIT PULL] Apple SoC device tree updates for v6.16 Date: Wed, 7 May 2025 18:08:27 +0200 Message-Id: <20250507160827.87725-1-sven@svenpeter.dev> X-Mailer: git-send-email 2.39.5 (Apple Git-154) Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Hi Arnd, Here are our device tree updates for 6.16, details are in the signed tag. As usual, these have been part of -next for a while already. Please pull. Thanks, Sven The following changes since commit 0af2f6be1b4281385b618cb86ad946eded089ac8: Linux 6.15-rc1 (2025-04-06 13:11:33 -0700) are available in the Git repository at: https://github.com/AsahiLinux/linux.git tags/asahi-soc-dt-6.16 for you to fetch changes up to d8bf82081c9e5a4f0f239cdd01296377ba490471: arm64: dts: apple: Add PMIC NVMEM (2025-05-01 12:03:53 +0200) ---------------------------------------------------------------- Apple SoC Device Tree updates for 6.16: - A-series SoCs: CPU cache information has been added to device trees - M-series SoCs: SPMI controller and SPMI NVMEM nodes have been added ---------------------------------------------------------------- Hector Martin (1): arm64: dts: apple: Add PMIC NVMEM Nick Chan (9): arm64: dts: apple: s5l8960x: Add CPU caches arm64: dts: apple: t7000: Add CPU caches arm64: dts: apple: t7001: Add CPU caches arm64: dts: apple: s800-0-3: Add CPU caches arm64: dts: apple: s8001: Add CPU caches arm64: dts: apple: t8010: Add CPU caches arm64: dts: apple: t8011: Add CPU caches arm64: dts: apple: t8012: Add CPU caches arm64: dts: apple: t8015: Add CPU caches Sasha Finkelstein (1): arm64: dts: apple: Add SPMI controller nodes arch/arm64/boot/dts/apple/s5l8960x.dtsi | 13 +++++++ arch/arm64/boot/dts/apple/s800-0-3.dtsi | 13 +++++++ arch/arm64/boot/dts/apple/s8001.dtsi | 13 +++++++ arch/arm64/boot/dts/apple/t6001.dtsi | 1 + arch/arm64/boot/dts/apple/t6002.dtsi | 1 + arch/arm64/boot/dts/apple/t600x-die0.dtsi | 57 ++++++++++++++++++++++++++++++ arch/arm64/boot/dts/apple/t7000.dtsi | 13 +++++++ arch/arm64/boot/dts/apple/t7001.dtsi | 16 +++++++++ arch/arm64/boot/dts/apple/t8010.dtsi | 13 +++++++ arch/arm64/boot/dts/apple/t8011.dtsi | 16 +++++++++ arch/arm64/boot/dts/apple/t8012.dtsi | 13 +++++++ arch/arm64/boot/dts/apple/t8015.dtsi | 32 +++++++++++++++++ arch/arm64/boot/dts/apple/t8103.dtsi | 58 +++++++++++++++++++++++++++++++ arch/arm64/boot/dts/apple/t8112.dtsi | 57 ++++++++++++++++++++++++++++++ 14 files changed, 316 insertions(+)