From: Christophe Leroy <christophe.leroy@csgroup.eu>
To: soc@kernel.org, Arnd Bergmann <arnd@arndb.de>
Cc: Herve Codina <herve.codina@bootlin.com>,
Xiaolei Wang <xiaolei.wang@windriver.com>,
Lu Baolu <baolu.lu@linux.intel.com>
Subject: [GIT PULL] SOC FSL for 6.12
Date: Wed, 28 Aug 2024 15:44:00 +0200 [thread overview]
Message-ID: <dfafbd92-1e61-4e80-aa5c-2bfbe1defbeb@csgroup.eu> (raw)
Hi Arnd,
Please pull the following Freescale Soc Drivers changes for 6.12:
- A series from Hervé Codina that bring support for the newer version of
QMC (QUICC Multi-channel Controller) and TSA (Time Slots Assigner) found
on MPC 83xx micro-controllers.
- Misc changes for qbman freescale drivers
There are no conflicts with latest linux-next tree.
Thanks
Christophe
The following changes since commit 5be63fc19fcaa4c236b307420483578a56986a37:
Linux 6.11-rc5 (2024-08-25 19:07:11 +1200)
are available in the Git repository at:
https://github.com/chleroy/linux.git tags/soc_fsl-6.12-1
for you to fetch changes up to 1fe683bf6113da3cb694bc18ae655b2ee10ba393:
Merge branch 'support-for-quicc-engine-tsa-and-qmc' (2024-08-25
20:48:47 +0200)
----------------------------------------------------------------
Christophe Leroy (1):
Merge branch 'support-for-quicc-engine-tsa-and-qmc'
Herve Codina (36):
soc: fsl: cpm1: qmc: Update TRNSYNC only in transparent mode
soc: fsl: cpm1: qmc: Enable TRNSYNC only when needed
soc: fsl: cpm1: tsa: Fix tsa_write8()
soc: fsl: cpm1: tsa: Use BIT(), GENMASK() and FIELD_PREP() macros
soc: fsl: cpm1: tsa: Fix blank line and spaces
soc: fsl: cpm1: tsa: Add missing spinlock comment
dt-bindings: soc: fsl: cpm_qe: Add QUICC Engine (QE) TSA controller
soc: fsl: cpm1: tsa: Remove unused registers offset definition
soc: fsl: cpm1: tsa: Use ARRAY_SIZE() instead of hardcoded
integer values
soc: fsl: cpm1: tsa: Make SIRAM entries specific to CPM1
soc: fsl: cpm1: tsa: Introduce tsa_setup() and its CPM1
compatible version
soc: fsl: cpm1: tsa: Isolate specific CPM1 part from
tsa_serial_{dis}connect()
soc: fsl: cpm1: tsa: Introduce tsa_version
soc: fsl: cpm1: tsa: Add support for QUICC Engine (QE) implementation
MAINTAINERS: Add QE files related to the Freescale TSA controller
soc: fsl: cpm1: tsa: Introduce tsa_serial_get_num()
soc: fsl: cpm1: qmc: Rename QMC_TSA_MASK
soc: fsl: cpm1: qmc: Use BIT(), GENMASK() and FIELD_PREP() macros
soc: fsl: cpm1: qmc: Fix blank line and spaces
soc: fsl: cpm1: qmc: Remove unneeded parenthesis
soc: fsl: cpm1: qmc: Fix 'transmiter' typo
soc: fsl: cpm1: qmc: Add missing spinlock comment
dt-bindings: soc: fsl: cpm_qe: Add QUICC Engine (QE) QMC controller
soc: fsl: cpm1: qmc: Introduce qmc_data structure
soc: fsl: cpm1: qmc: Re-order probe() operations
soc: fsl: cpm1: qmc: Introduce qmc_init_resource() and its CPM1
version
soc: fsl: cpm1: qmc: Introduce qmc_{init,exit}_xcc() and their
CPM1 version
soc: fsl: cpm1: qmc: Rename qmc_chan_command()
soc: fsl: cpm1: qmc: Handle RPACK initialization
soc: fsl: cpm1: qmc: Rename SCC_GSMRL_MODE_QMC
soc: fsl: cpm1: qmc: Introduce qmc_version
soc: fsl: qe: Add resource-managed muram allocators
soc: fsl: qe: Add missing PUSHSCHED command
soc: fsl: cpm1: qmc: Add support for QUICC Engine (QE) implementation
soc: fsl: cpm1: qmc: Handle QUICC Engine (QE) soft-qmc firmware
MAINTAINERS: Add QE files related to the Freescale QMC controller
Lu Baolu (1):
soc: fsl: qbman: Use iommu_paging_domain_alloc()
Xiaolei Wang (1):
soc: fsl: qbman: Remove redundant warnings
.../bindings/soc/fsl/cpm_qe/fsl,qe-tsa.yaml | 210 +++++++
.../bindings/soc/fsl/cpm_qe/fsl,qe-ucc-qmc.yaml | 197 ++++++
MAINTAINERS | 3 +
drivers/soc/fsl/qbman/qman_ccsr.c | 2 -
drivers/soc/fsl/qbman/qman_portal.c | 5 +-
drivers/soc/fsl/qe/Kconfig | 18 +-
drivers/soc/fsl/qe/qe_common.c | 80 +++
drivers/soc/fsl/qe/qmc.c | 667
++++++++++++++++-----
drivers/soc/fsl/qe/tsa.c | 659
+++++++++++++++-----
drivers/soc/fsl/qe/tsa.h | 3 +
include/dt-bindings/soc/qe-fsl,tsa.h | 13 +
include/soc/fsl/qe/qe.h | 23 +-
12 files changed, 1552 insertions(+), 328 deletions(-)
create mode 100644
Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-tsa.yaml
create mode 100644
Documentation/devicetree/bindings/soc/fsl/cpm_qe/fsl,qe-ucc-qmc.yaml
create mode 100644 include/dt-bindings/soc/qe-fsl,tsa.h
next reply other threads:[~2024-08-28 13:44 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-28 13:44 Christophe Leroy [this message]
2024-09-02 10:15 ` [GIT PULL] SOC FSL for 6.12 Arnd Bergmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=dfafbd92-1e61-4e80-aa5c-2bfbe1defbeb@csgroup.eu \
--to=christophe.leroy@csgroup.eu \
--cc=arnd@arndb.de \
--cc=baolu.lu@linux.intel.com \
--cc=herve.codina@bootlin.com \
--cc=soc@kernel.org \
--cc=xiaolei.wang@windriver.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox