From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-io1-f47.google.com (mail-io1-f47.google.com [209.85.166.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 563731F76C2 for ; Tue, 13 May 2025 21:53:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747173232; cv=none; b=QmV4WcpcQwxAemAw2tobtl6JLdZcTXmiuBxMPNg94Ze8gDXSmwAupnzUGjbHE4ObBVRPDH4yIMSP85wtapKN26hJqI/gGKRhYoncetiPhX3x9OjIZT0Hrwk+e4zO1J8/VXd1XunKfHFVYSWvZU4FJzsSquKJ87xcdUvADEutGG8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747173232; c=relaxed/simple; bh=71pgvnqAw3UA+IpyU+Dy5uOMDBAifp/mgVuOv7x8aPM=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=Pj7PNj6nOzOsurRaS4unKtRPlb5uRL9wz85pGSP55OBKnrZnrCSqAoa3rHw7tEtoVXOwRrFk9RNZEiqNZ0BK4mCzBpWjp/sm1e64QUlHfomchJr2GXuz+F1Zingyk5+xixVeL4pwe5FyyeDPvHwLw0lpF0xhniiPRVJg66Y+ckE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=BwM9VJsM; arc=none smtp.client-ip=209.85.166.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="BwM9VJsM" Received: by mail-io1-f47.google.com with SMTP id ca18e2360f4ac-86a052d7897so51588639f.0 for ; Tue, 13 May 2025 14:53:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1747173229; x=1747778029; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=IoLEEBUGNiFTOGCb4OTLcURUXHh0Is7POKT/aDTs3Qk=; b=BwM9VJsMcpVtx23XmO4hhC/3gc+G33yo+eX1TIyQw1NDHkc47GSKXBfDDshnb/XRee HIpPwgQF/vXPM88flkUk9oWRq4vl1F9+XwMrTrJCWxZDbvxvUeawIp+iPpSF+ew0jNsc EUI0cfcwCDbU9+AFVrYdiYoTCUnv7OfbV41BJItcY7VnVZ4ufHmBafmThmlkpuNKMbHT emBLpVVon5Ea3WoH5TiEkiYroDifWeM5epNbNqR1V9sXcEsvCchV7M+7kAWB0DIwU+CO Rg0EcyocLR1lEtu+iUl7bxvYuD8B9GeF/ZfD6jCyZBEHJiFcVg8j9CZxUUF6DGPP/w57 5sCg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747173229; x=1747778029; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=IoLEEBUGNiFTOGCb4OTLcURUXHh0Is7POKT/aDTs3Qk=; b=QpIU2xsVHfvSZLlJYOPSgASO//A7fF274+Bg8ZapyoWMrKZLjjEJ8UFmfhU6ZZN2GU ZMa6oo07XHUAR3be2J/HIcIzhMxrqC2NmDCprWocLrxvpYIW2ZV02gtdwDlc/tCRRt1j ljqm6UFM3LWKJh/JnIfaz13r+VWXZXjTE+7PhX4mySwTQJdYFVoVmkWAt99EOOfV9ROh 68RWcXluuDWOR7un9xC2vhGTkFGzK+3LMXyHvDJ2LQNzA8FnHHOcPphOdL5mCkyCmtO2 X4JniIvo27PPBSHADqVszR4r+fl4DxJDnlonwxP48vMZo9lnnsuQXYf7e3UM0lbVfN5o gWxA== X-Forwarded-Encrypted: i=1; AJvYcCUDq7ish0cSWYFh51divjADuwmnwMxC3Z7+mhIChNJDlFfyA4Ee4FSTaQuUi9gY+YZwGfCimet8NQ==@lists.linux.dev X-Gm-Message-State: AOJu0Yw4+kcwGccj36kd7ibub9ZaGv2QTTfkOMAp/itHr73jL5liv4dd UqFcZIw9Ds5yeDV+Vy0uczUQdIdvsXmYdL7Mnvs0lrWCXIBsTmhhWzgU8XtStXk= X-Gm-Gg: ASbGncugjHjrChA0ITZnhTkDBbPUqDGOxLp2wtyz+V1QvX5zVmR0wW2/2hFDDCZ2D5D uwTXIGtqukCOWSsY2CXuLxU9Cu30/ZM/YEPBvjtK7fdgT2Vsv8Sw5MaTxG/Yp1StfmF40uZEIio 3dr65sCNRjpuhH5rfUewmugallqEWXOrMIH4fOk4DQ6nkihW1Ny/5xfhoGuhw024il48Cx/Iasi 3FJuvs+zSO0Nq6JReb0gPSPtVqtFUDvkWrpOJUn5ismM+qW0+6ionj/bAT5gCxYAn0A7fmfVesA nGDmH7hImsIm50jDtFzFAwbx49TPCgEMHZCexsoSnfs6sbXmuAmnMtzItowSDKIV27F7CrP1Xp2 oxj1JrK5YPtq34e+oTs9fANld X-Google-Smtp-Source: AGHT+IGDBUqBNV1+C83bdeHkvMMC/RIROVFW0hAND3S6eCYJOwvoQKB1LZmfPoy/YugMmgpVIC3HiA== X-Received: by 2002:a05:6602:3944:b0:85b:58b0:7ac9 with SMTP id ca18e2360f4ac-86a08e3dc6emr93279839f.10.1747173229345; Tue, 13 May 2025 14:53:49 -0700 (PDT) Received: from localhost.localdomain (c-73-228-159-35.hsd1.mn.comcast.net. [73.228.159.35]) by smtp.gmail.com with ESMTPSA id ca18e2360f4ac-867636e0dedsm239622539f.32.2025.05.13.14.53.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 May 2025 14:53:48 -0700 (PDT) From: Alex Elder To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dlan@gentoo.org Cc: heylenay@4d2.org, inochiama@outlook.com, guodong@riscstar.com, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, spacemit@lists.linux.dev, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v10 0/6] reset: spacemit: add K1 reset support Date: Tue, 13 May 2025 16:53:38 -0500 Message-ID: <20250513215345.3631593-1-elder@riscstar.com> X-Mailer: git-send-email 2.45.2 Precedence: bulk X-Mailing-List: spacemit@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This series adds reset controller support for the SpacemiT K1 SoC. A SpacemiT reset controller is implemented as an auxiliary device associated with a clock controller (CCU). A new header file holds definitions used by both the clock and reset drivers. This code builds upon the clock controller driver from Haylen Chu. No code has changed in this version, however two patches were reworked while trying to separate the clock from the reset code: - Patch 4 is new, and consists of clock code that was previously found in patch 5 in v9 - Patch 5 is now the result of squashing together two patches from v9 (what remained of patch 5 squashed into patch 4) *** Stephen, because of various dependencies between the reset and clock code in this series, would you be willing to take patches 1-5 through the clock tree? Philipp agreed this would be simplest and said he would ACK this. *** Yixun, I am expecting the DTS changes in patch 6 will go through your tree. This series is based on the "for-next" branch in the SpacemiT repository: https://github.com/spacemit-com/linux/tree/for-next All of these patches are available here: https://github.com/riscstar/linux/tree/outgoing/reset-v10 -Alex Between version 9 and version 10: - Reviewed-by tags have been added to all patches - Patches 4 and 5 are changed as described above Here is version 9 of this series. https://lore.kernel.org/lkml/20250512183212.3465963-1-elder@riscstar.com/ All other history is available at that link, so I won't reproduce it again here. Alex Elder (6): dt-bindings: soc: spacemit: define spacemit,k1-ccu resets soc: spacemit: create a header for clock/reset registers clk: spacemit: set up reset auxiliary devices clk: spacemit: define three reset-only CCUs reset: spacemit: add support for SpacemiT CCU resets riscv: dts: spacemit: add reset support for the K1 SoC .../soc/spacemit/spacemit,k1-syscon.yaml | 29 +- arch/riscv/boot/dts/spacemit/k1.dtsi | 18 ++ drivers/clk/spacemit/Kconfig | 1 + drivers/clk/spacemit/ccu-k1.c | 239 +++++++------- drivers/reset/Kconfig | 9 + drivers/reset/Makefile | 1 + drivers/reset/reset-spacemit.c | 296 ++++++++++++++++++ .../dt-bindings/clock/spacemit,k1-syscon.h | 128 ++++++++ include/soc/spacemit/k1-syscon.h | 160 ++++++++++ 9 files changed, 754 insertions(+), 127 deletions(-) create mode 100644 drivers/reset/reset-spacemit.c create mode 100644 include/soc/spacemit/k1-syscon.h base-commit: 3f7ca16338830d8726b0b38458b2916b3b303aad -- 2.45.2