From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail.linuxfoundation.org ([140.211.169.12]:47086 "EHLO mail.linuxfoundation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755695AbeDWOM3 (ORCPT ); Mon, 23 Apr 2018 10:12:29 -0400 Date: Mon, 23 Apr 2018 16:12:23 +0200 From: Greg Kroah-Hartman To: Imre Deak Cc: stable@vger.kernel.org, Chris Wilson , Ville =?iso-8859-1?Q?Syrj=E4l=E4?= , Rodrigo Vivi Subject: Re: [PATCH] drm/i915/bxt, glk: Increase PCODE timeouts during CDCLK freq changing Message-ID: <20180423141223.GB25829@kroah.com> References: <20180423135843.5104-1-imre.deak@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20180423135843.5104-1-imre.deak@intel.com> Sender: stable-owner@vger.kernel.org List-ID: On Mon, Apr 23, 2018 at 04:58:43PM +0300, Imre Deak wrote: > commit 5e1df40f40ee45a97bb1066c3d71f0ae920a9672 upstream. > > Currently we see sporadic timeouts during CDCLK changing both on BXT and > GLK as reported by the Bugzilla: ticket. It's easy to reproduce this by > changing the frequency in a tight loop after blanking the display. The > upper bound for the completion time is 800us based on my tests, so > increase it from the current 500us to 2ms; with that I couldn't trigger > the problem either on BXT or GLK. > > Note that timeouts happened during both the change notification and the > voltage level setting PCODE request. (For the latter one BSpec doesn't > require us to wait for completion before further HW programming.) > > This issue is similar to > commit 2c7d0602c815 ("drm/i915/gen9: Fix PCODE polling during CDCLK > change notification") > but there the PCODE request does complete (as shown by the mbox > busy flag), only the reply we get from PCODE indicates a failure. > So there we keep resending the request until a success reply, here we > just have to increase the timeout for the one PCODE request we send. > > v2: > - s/snb_pcode_request/sandybridge_pcode_write_timeout/ (Ville) > > Cc: Chris Wilson > Cc: Ville Syrj�l� > Cc: # v4.15 > Acked-by: Chris Wilson (v1) > Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=103326 > Reviewed-by: Ville Syrj�l� > Signed-off-by: Imre Deak > Link: https://patchwork.freedesktop.org/patch/msgid/20180130142939.17983-1-imre.deak@intel.com > (cherry picked from commit e76019a81921e87a4d9e7b3d86102bc708a6c227) > Signed-off-by: Rodrigo Vivi > (Rebased for v4.15 stable tree due to upstream s/DIV_ROUND_UP(cdclk, 25000)/cdclk_state->voltage_level/ change ) 4.15.y is end-of-life, sorry, so there's nothing I can do here. greg k-h