From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail.kernel.org ([198.145.29.99]:60146 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726097AbeKGSzr (ORCPT ); Wed, 7 Nov 2018 13:55:47 -0500 Date: Wed, 7 Nov 2018 10:26:08 +0100 From: Greg KH To: Sai Praneeth Prakhya Cc: stable@vger.kernel.org, Thomas Gleixner , Tim C Chen , Dave Hansen , Ravi Shankar , Andi Kleen Subject: Re: [PATCH] x86/speculation: Support Enhanced IBRS on future CPUs Message-ID: <20181107092608.GH31015@kroah.com> References: <1541550365-95079-1-git-send-email-sai.praneeth.prakhya@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1541550365-95079-1-git-send-email-sai.praneeth.prakhya@intel.com> Sender: stable-owner@vger.kernel.org List-ID: On Tue, Nov 06, 2018 at 04:26:05PM -0800, Sai Praneeth Prakhya wrote: > From: Sai Praneeth > > [ Upstream commit 706d51681d636a0c4a5ef53395ec3b803e45ed4d ] > > Changes from upstream: > ---------------------- > 1. Use bit 30 of word 7 in cpufeatures for X86_FEATURE_IBRS_ENHANCED as bit 29 > is now used by L1TF. > 2. Fix some trivial line fuzzing. > > Note: Based on kernel version "Linux 4.18.17" and to be applied on both "Linux > 4.18.17" and "Linux 4.14.79". Ah, here's the other patch, please fix it up so I do not have to hand-edit a file to apply this. greg k-h