From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A331A257435; Tue, 12 Aug 2025 17:49:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755020989; cv=none; b=JUTdcV1rVonGYNNcGv9KmhS91xrPRmK01h75bS7+dhJqBqI+HdDPmIlmGbiDrsUm/2OUu/ESlhYfC63jWZTlBJiLSWqUDGqrKGlGEbFy5FYVXmq+SyTX9SMc7cFVu6dQyeJZf/gQwhkYsQXw2Wz8g7nuQhg7u/p6Imzez38h8eY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755020989; c=relaxed/simple; bh=NxFw3PGj8jUWQ/B9piGC1lkVF621dWc4opxJ2+LlH/4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Q2lEARRlOYh8I7WQ2d3Mup//Fp+rRXov+E6tCmFGpPPTx53tD2uAjVqtxsoDg6Dl/+JQiqdJfn/Fi2ALzFyZ4LibokK6T679blBS6hsQ1HI5CjgK1fQR8Ik59yCxZkOy8Wnm3nVCYfGz6yfRWtuIYdrRxP7CvLsbuvfIRP3GTRI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=linuxfoundation.org header.i=@linuxfoundation.org header.b=nXfz+PC8; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=linuxfoundation.org header.i=@linuxfoundation.org header.b="nXfz+PC8" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 0FD1CC4CEF0; Tue, 12 Aug 2025 17:49:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1755020989; bh=NxFw3PGj8jUWQ/B9piGC1lkVF621dWc4opxJ2+LlH/4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=nXfz+PC8/uOkOPdkDqWzItJ4gQnixdZdPg1/mvmQyConSafjQ6CbOsjx5aHsedmZK DQChkThMccd8ebjvpeE08D3TnxygHpFhe8SNZkaet5AUhhi8LRm7Zu53BL25vd/wJt SP0k58GWt/HZNMt4LMlpvmr1Zv/10MqPhHYf1cMI= From: Greg Kroah-Hartman To: stable@vger.kernel.org Cc: Greg Kroah-Hartman , patches@lists.linux.dev, Adam Ford , Fabio Estevam , Shawn Guo , Sasha Levin Subject: [PATCH 6.6 037/262] arm64: dts: imx8mn-beacon: Fix HS400 USDHC clock speed Date: Tue, 12 Aug 2025 19:27:05 +0200 Message-ID: <20250812172954.539914035@linuxfoundation.org> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20250812172952.959106058@linuxfoundation.org> References: <20250812172952.959106058@linuxfoundation.org> User-Agent: quilt/0.68 X-stable: review X-Patchwork-Hint: ignore Precedence: bulk X-Mailing-List: stable@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit 6.6-stable review patch. If anyone has any objections, please let me know. ------------------ From: Adam Ford [ Upstream commit e16ad6c79906bba5e2ac499492b6a5b29ab19d6c ] The reference manual for the i.MX8MN states the clock rate in MMC mode is 1/2 of the input clock, therefore to properly run at HS400 rates, the input clock must be 400MHz to operate at 200MHz. Currently the clock is set to 200MHz which is half the rate it should be, so the throughput is half of what it should be for HS400 operation. Fixes: 36ca3c8ccb53 ("arm64: dts: imx: Add Beacon i.MX8M Nano development kit") Signed-off-by: Adam Ford Reviewed-by: Fabio Estevam Signed-off-by: Shawn Guo Signed-off-by: Sasha Levin --- arch/arm64/boot/dts/freescale/imx8mn-beacon-som.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mn-beacon-som.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-beacon-som.dtsi index 1760062e6ffc..f5f87b389123 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn-beacon-som.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn-beacon-som.dtsi @@ -295,6 +295,8 @@ &usdhc3 { pinctrl-0 = <&pinctrl_usdhc3>; pinctrl-1 = <&pinctrl_usdhc3_100mhz>; pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + assigned-clocks = <&clk IMX8MN_CLK_USDHC3>; + assigned-clock-rates = <400000000>; bus-width = <8>; non-removable; status = "okay"; -- 2.39.5