messages from 2018-07-13 22:09:29 to 2018-07-15 10:09:30 UTC [more...]
FAILED: patch "[PATCH] RDMA/uverbs: Fix slab-out-of-bounds in" failed to apply to 4.9-stable tree
2018-07-15 9:47 UTC
FAILED: patch "[PATCH] RDMA/uverbs: Fix slab-out-of-bounds in" failed to apply to 4.14-stable tree
2018-07-15 9:47 UTC
FAILED: patch "[PATCH] RDMA/uverbs: Fix slab-out-of-bounds in" failed to apply to 4.17-stable tree
2018-07-15 9:46 UTC
Fix "x86/e820: put !E820_TYPE_RAM regions into memblock.reserved"
2018-07-15 9:10 UTC (2+ messages)
[PATCH] random: mix rdrand with entropy sent in from userspace
2018-07-15 4:08 UTC
[PATCH] kernel.h: Avoid that sparse complains about using sizeof(void)
2018-07-15 4:07 UTC (6+ messages)
[PATCH 4.17 REGRESSION fix] Revert "staging:r8188eu: Use lib80211 to support TKIP"
2018-07-14 18:31 UTC
[PATCH 4.4.y 001/101] x86/cpufeature: Move some of the scattered feature bits to x86_capability
2018-07-14 14:15 UTC (101+ messages)
` [PATCH 4.4.y 002/101] x86/cpufeature: Cleanup get_cpu_cap()
` [PATCH 4.4.y 003/101] x86/cpu: Provide a config option to disable static_cpu_has
` [PATCH 4.4.y 004/101] x86/fpu: Add an XSTATE_OP() macro
` [PATCH 4.4.y 005/101] x86/fpu: Get rid of xstate_fault()
` [PATCH 4.4.y 006/101] x86/headers: Don't include asm/processor.h in asm/atomic.h
` [PATCH 4.4.y 007/101] x86/cpufeature: Carve out X86_FEATURE_*
` [PATCH 4.4.y 008/101] x86/cpufeature: Replace the old static_cpu_has() with safe variant
` [PATCH 4.4.y 009/101] x86/cpufeature: Get rid of the non-asm goto variant
` [PATCH 4.4.y 010/101] x86/alternatives: Add an auxilary section
` [PATCH 4.4.y 011/101] x86/alternatives: Discard dynamic check after init
` [PATCH 4.4.y 012/101] x86/vdso: Use static_cpu_has()
` [PATCH 4.4.y 013/101] x86/boot: Simplify kernel load address alignment check
` [PATCH 4.4.y 014/101] x86/cpufeature: Speed up cpu_feature_enabled()
` [PATCH 4.4.y 015/101] x86/cpufeature, x86/mm/pkeys: Add protection keys related CPUID definitions
` [PATCH 4.4.y 016/101] x86/mm/pkeys: Fix mismerge of protection keys CPUID bits
` [PATCH 4.4.y 017/101] x86/cpu: Add detection of AMD RAS Capabilities
` [PATCH 4.4.y 018/101] x86/cpufeature, x86/mm/pkeys: Fix broken compile-time disabling of pkeys
` [PATCH 4.4.y 019/101] x86/cpufeature: Update cpufeaure macros
` [PATCH 4.4.y 020/101] x86/cpufeature: Make sure DISABLED/REQUIRED macros are updated
` [PATCH 4.4.y 021/101] x86/cpufeature: Add helper macro for mask check macros
` [PATCH 4.4.y 022/101] x86/cpu: Probe CPUID leaf 6 even when cpuid_level == 6
` [PATCH 4.4.y 023/101] x86/cpufeatures: Add CPUID_7_EDX CPUID leaf
` [PATCH 4.4.y 024/101] x86/cpufeatures: Add Intel feature bits for Speculation Control
` [PATCH 4.4.y 025/101] x86/cpufeatures: Add AMD "
` [PATCH 4.4.y 026/101] x86/msr: Add definitions for new speculation control MSRs
` [PATCH 4.4.y 027/101] x86/pti: Do not enable PTI on CPUs which are not vulnerable to Meltdown
` [PATCH 4.4.y 028/101] x86/cpufeature: Blacklist SPEC_CTRL/PRED_CMD on early Spectre v2 microcodes
` [PATCH 4.4.y 029/101] x86/speculation: Add basic IBPB (Indirect Branch Prediction Barrier) support
` [PATCH 4.4.y 030/101] x86/cpufeatures: Clean up Spectre v2 related CPUID flags
` [PATCH 4.4.y 031/101] x86/cpuid: Fix up "virtual" IBRS/IBPB/STIBP feature bits on Intel
` [PATCH 4.4.y 032/101] x86/pti: Mark constant arrays as __initconst
` [PATCH 4.4.y 033/101] x86/asm/entry/32: Simplify pushes of zeroed pt_regs->REGs
` [PATCH 4.4.y 034/101] x86/entry/64/compat: Clear registers for compat syscalls, to reduce speculation attack surface
` [PATCH 4.4.y 035/101] x86/speculation: Update Speculation Control microcode blacklist
` [PATCH 4.4.y 036/101] x86/speculation: Correct Speculation Control microcode blacklist again
` [PATCH 4.4.y 037/101] x86/speculation: Clean up various Spectre related details
` [PATCH 4.4.y 038/101] x86/speculation: Fix up array_index_nospec_mask() asm constraint
` [PATCH 4.4.y 039/101] x86/speculation: Add <asm/msr-index.h> dependency
` [PATCH 4.4.y 040/101] x86/xen: Zero MSR_IA32_SPEC_CTRL before suspend
` [PATCH 4.4.y 041/101] x86/mm: Factor out LDT init from context init
` [PATCH 4.4.y 042/101] x86/mm: Give each mm TLB flush generation a unique ID
` [PATCH 4.4.y 043/101] x86/speculation: Use Indirect Branch Prediction Barrier in context switch
` [PATCH 4.4.y 044/101] x86/spectre_v2: Don't check microcode versions when running under hypervisors
` [PATCH 4.4.y 045/101] x86/speculation: Use IBRS if available before calling into firmware
` [PATCH 4.4.y 046/101] x86/speculation: Move firmware_restrict_branch_speculation_*() from C to CPP
` [PATCH 4.4.y 047/101] x86/speculation: Remove Skylake C2 from Speculation Control microcode blacklist
` [PATCH 4.4.y 048/101] selftest/seccomp: Fix the flag name SECCOMP_FILTER_FLAG_TSYNC
` [PATCH 4.4.y 049/101] selftest/seccomp: Fix the seccomp(2) signature
` [PATCH 4.4.y 050/101] xen: set cpu capabilities from xen_start_kernel()
` [PATCH 4.4.y 051/101] x86/amd: don't set X86_BUG_SYSRET_SS_ATTRS when running under Xen
` [PATCH 4.4.y 052/101] x86/nospec: Simplify alternative_msr_write()
` [PATCH 4.4.y 053/101] x86/bugs: Concentrate bug detection into a separate function
` [PATCH 4.4.y 054/101] x86/bugs: Concentrate bug reporting "
` [PATCH 4.4.y 055/101] x86/bugs: Read SPEC_CTRL MSR during boot and re-use reserved bits
` [PATCH 4.4.y 056/101] x86/bugs, KVM: Support the combination of guest and host IBRS
` [PATCH 4.4.y 057/101] x86/cpu: Rename Merrifield2 to Moorefield
` [PATCH 4.4.y 058/101] x86/cpu/intel: Add Knights Mill to Intel family
` [PATCH 4.4.y 059/101] x86/bugs: Expose /sys/../spec_store_bypass
` [PATCH 4.4.y 060/101] x86/cpufeatures: Add X86_FEATURE_RDS
` [PATCH 4.4.y 061/101] x86/bugs: Provide boot parameters for the spec_store_bypass_disable mitigation
` [PATCH 4.4.y 062/101] x86/bugs/intel: Set proper CPU features and setup RDS
` [PATCH 4.4.y 063/101] x86/bugs: Whitelist allowed SPEC_CTRL MSR values
` [PATCH 4.4.y 064/101] x86/bugs/AMD: Add support to disable RDS on Fam[15, 16, 17]h if requested
` [PATCH 4.4.y 065/101] x86/speculation: Create spec-ctrl.h to avoid include hell
` [PATCH 4.4.y 066/101] prctl: Add speculation control prctls
` [PATCH 4.4.y 067/101] x86/process: Optimize TIF checks in __switch_to_xtra()
` [PATCH 4.4.y 068/101] x86/process: Correct and optimize TIF_BLOCKSTEP switch
` [PATCH 4.4.y 069/101] x86/process: Optimize TIF_NOTSC switch
` [PATCH 4.4.y 070/101] x86/process: Allow runtime control of Speculative Store Bypass
` [PATCH 4.4.y 071/101] x86/speculation: Add prctl for Speculative Store Bypass mitigation
` [PATCH 4.4.y 072/101] nospec: Allow getting/setting on non-current task
` [PATCH 4.4.y 073/101] proc: Provide details on speculation flaw mitigations
` [PATCH 4.4.y 074/101] seccomp: Enable "
` [PATCH 4.4.y 075/101] prctl: Add force disable speculation
` [PATCH 4.4.y 076/101] seccomp: Use PR_SPEC_FORCE_DISABLE
` [PATCH 4.4.y 077/101] seccomp: Add filter flag to opt-out of SSB mitigation
` [PATCH 4.4.y 078/101] seccomp: Move speculation migitation control to arch code
` [PATCH 4.4.y 079/101] x86/speculation: Make "seccomp" the default mode for Speculative Store Bypass
` [PATCH 4.4.y 081/101] proc: Use underscores for SSBD in 'status'
` [PATCH 4.4.y 082/101] Documentation/spec_ctrl: Do some minor cleanups
` [PATCH 4.4.y 083/101] x86/bugs: Fix __ssb_select_mitigation() return type
` [PATCH 4.4.y 084/101] x86/bugs: Make cpu_show_common() static
` [PATCH 4.4.y 085/101] x86/bugs: Fix the parameters alignment and missing void
` [PATCH 4.4.y 086/101] x86/cpu: Make alternative_msr_write work for 32-bit code
` [PATCH 4.4.y 087/101] x86/speculation: Use synthetic bits for IBRS/IBPB/STIBP
` [PATCH 4.4.y 088/101] x86/cpufeatures: Disentangle MSR_SPEC_CTRL enumeration from IBRS
` [PATCH 4.4.y 089/101] x86/cpufeatures: Disentangle SSBD enumeration
` [PATCH 4.4.y 090/101] x86/cpu/AMD: Fix erratum 1076 (CPB bit)
` [PATCH 4.4.y 091/101] x86/cpufeatures: Add FEATURE_ZEN
` [PATCH 4.4.y 092/101] x86/speculation: Handle HT correctly on AMD
` [PATCH 4.4.y 093/101] x86/bugs, KVM: Extend speculation control for VIRT_SPEC_CTRL
` [PATCH 4.4.y 094/101] x86/speculation: Add virtualized speculative store bypass disable support
` [PATCH 4.4.y 095/101] x86/speculation: Rework speculative_store_bypass_update()
` [PATCH 4.4.y 096/101] x86/bugs: Unify x86_spec_ctrl_{set_guest, restore_host}
` [PATCH 4.4.y 097/101] x86/bugs: Expose x86_spec_ctrl_base directly
` [PATCH 4.4.y 098/101] x86/bugs: Remove x86_spec_ctrl_set()
` [PATCH 4.4.y 099/101] x86/bugs: Rework spec_ctrl base and mask logic
` [PATCH 4.4.y 100/101] x86/speculation, KVM: Implement support for VIRT_SPEC_CTRL/LS_CFG
` [PATCH 4.4.y 101/101] x86/bugs: Rename SSBD_NO to SSB_NO
[PATCH V2] sched/deadline: Update rq_clock of later_rq when pushing a task
2018-07-14 13:37 UTC
[PATCH 1/4] mtd: rawnand: add missing error handling in subop helpers
2018-07-14 13:30 UTC (3+ messages)
` [PATCH 3/4] mtd: rawnand: marvell: fix error handling of "
` [PATCH 4/4] mtd: rawnand: vf610: "
Spectre-v2 (IBPB/IBRS) and SSBD fixes for 4.4.y
2018-07-14 9:17 UTC (77+ messages)
` [PATCH 4.4.y 029/101] x86/speculation: Add basic IBPB (Indirect Branch Prediction Barrier) support
` [PATCH 4.4.y 030/101] x86/cpufeatures: Clean up Spectre v2 related CPUID flags
` [PATCH 4.4.y 031/101] x86/cpuid: Fix up "virtual" IBRS/IBPB/STIBP feature bits on Intel
` [PATCH 4.4.y 032/101] x86/pti: Mark constant arrays as __initconst
` [PATCH 4.4.y 033/101] x86/asm/entry/32: Simplify pushes of zeroed pt_regs->REGs
` [PATCH 4.4.y 034/101] x86/entry/64/compat: Clear registers for compat syscalls, to reduce speculation attack surface
` [PATCH 4.4.y 035/101] x86/speculation: Update Speculation Control microcode blacklist
` [PATCH 4.4.y 036/101] x86/speculation: Correct Speculation Control microcode blacklist again
` [PATCH 4.4.y 037/101] x86/speculation: Clean up various Spectre related details
` [PATCH 4.4.y 038/101] x86/speculation: Fix up array_index_nospec_mask() asm constraint
` [PATCH 4.4.y 039/101] x86/speculation: Add <asm/msr-index.h> dependency
` [PATCH 4.4.y 040/101] x86/xen: Zero MSR_IA32_SPEC_CTRL before suspend
` [PATCH 4.4.y 041/101] x86/mm: Factor out LDT init from context init
` [PATCH 4.4.y 042/101] x86/mm: Give each mm TLB flush generation a unique ID
` [PATCH 4.4.y 043/101] x86/speculation: Use Indirect Branch Prediction Barrier in context switch
` [PATCH 4.4.y 044/101] x86/spectre_v2: Don't check microcode versions when running under hypervisors
` [PATCH 4.4.y 045/101] x86/speculation: Use IBRS if available before calling into firmware
` [PATCH 4.4.y 046/101] x86/speculation: Move firmware_restrict_branch_speculation_*() from C to CPP
` [PATCH 4.4.y 047/101] x86/speculation: Remove Skylake C2 from Speculation Control microcode blacklist
` [PATCH 4.4.y 048/101] selftest/seccomp: Fix the flag name SECCOMP_FILTER_FLAG_TSYNC
` [PATCH 4.4.y 049/101] selftest/seccomp: Fix the seccomp(2) signature
` [PATCH 4.4.y 050/101] xen: set cpu capabilities from xen_start_kernel()
` [PATCH 4.4.y 051/101] x86/amd: don't set X86_BUG_SYSRET_SS_ATTRS when running under Xen
` [PATCH 4.4.y 052/101] x86/nospec: Simplify alternative_msr_write()
` [PATCH 4.4.y 053/101] x86/bugs: Concentrate bug detection into a separate function
` [PATCH 4.4.y 054/101] x86/bugs: Concentrate bug reporting "
` [PATCH 4.4.y 055/101] x86/bugs: Read SPEC_CTRL MSR during boot and re-use reserved bits
` [PATCH 4.4.y 056/101] x86/bugs, KVM: Support the combination of guest and host IBRS
` [PATCH 4.4.y 057/101] x86/cpu: Rename Merrifield2 to Moorefield
` [PATCH 4.4.y 058/101] x86/cpu/intel: Add Knights Mill to Intel family
` [PATCH 4.4.y 059/101] x86/bugs: Expose /sys/../spec_store_bypass
` [PATCH 4.4.y 060/101] x86/cpufeatures: Add X86_FEATURE_RDS
` [PATCH 4.4.y 061/101] x86/bugs: Provide boot parameters for the spec_store_bypass_disable mitigation
` [PATCH 4.4.y 062/101] x86/bugs/intel: Set proper CPU features and setup RDS
` [PATCH 4.4.y 063/101] x86/bugs: Whitelist allowed SPEC_CTRL MSR values
` [PATCH 4.4.y 064/101] x86/bugs/AMD: Add support to disable RDS on Fam[15, 16, 17]h if requested
` [PATCH 4.4.y 065/101] x86/speculation: Create spec-ctrl.h to avoid include hell
` [PATCH 4.4.y 066/101] prctl: Add speculation control prctls
` [PATCH 4.4.y 067/101] x86/process: Optimize TIF checks in __switch_to_xtra()
` [PATCH 4.4.y 068/101] x86/process: Correct and optimize TIF_BLOCKSTEP switch
` [PATCH 4.4.y 069/101] x86/process: Optimize TIF_NOTSC switch
` [PATCH 4.4.y 070/101] x86/process: Allow runtime control of Speculative Store Bypass
` [PATCH 4.4.y 071/101] x86/speculation: Add prctl for Speculative Store Bypass mitigation
` [PATCH 4.4.y 072/101] nospec: Allow getting/setting on non-current task
` [PATCH 4.4.y 073/101] proc: Provide details on speculation flaw mitigations
` [PATCH 4.4.y 074/101] seccomp: Enable "
` [PATCH 4.4.y 075/101] prctl: Add force disable speculation
` [PATCH 4.4.y 076/101] seccomp: Use PR_SPEC_FORCE_DISABLE
` [PATCH 4.4.y 077/101] seccomp: Add filter flag to opt-out of SSB mitigation
` [PATCH 4.4.y 078/101] seccomp: Move speculation migitation control to arch code
` [PATCH 4.4.y 079/101] x86/speculation: Make "seccomp" the default mode for Speculative Store Bypass
` [PATCH 4.4.y 081/101] proc: Use underscores for SSBD in 'status'
` [PATCH 4.4.y 082/101] Documentation/spec_ctrl: Do some minor cleanups
` [PATCH 4.4.y 083/101] x86/bugs: Fix __ssb_select_mitigation() return type
` [PATCH 4.4.y 084/101] x86/bugs: Make cpu_show_common() static
` [PATCH 4.4.y 085/101] x86/bugs: Fix the parameters alignment and missing void
` [PATCH 4.4.y 086/101] x86/cpu: Make alternative_msr_write work for 32-bit code
` [PATCH 4.4.y 087/101] x86/speculation: Use synthetic bits for IBRS/IBPB/STIBP
` [PATCH 4.4.y 088/101] x86/cpufeatures: Disentangle MSR_SPEC_CTRL enumeration from IBRS
` [PATCH 4.4.y 089/101] x86/cpufeatures: Disentangle SSBD enumeration
` [PATCH 4.4.y 090/101] x86/cpu/AMD: Fix erratum 1076 (CPB bit)
` [PATCH 4.4.y 091/101] x86/cpufeatures: Add FEATURE_ZEN
` [PATCH 4.4.y 092/101] x86/speculation: Handle HT correctly on AMD
` [PATCH 4.4.y 093/101] x86/bugs, KVM: Extend speculation control for VIRT_SPEC_CTRL
` [PATCH 4.4.y 094/101] x86/speculation: Add virtualized speculative store bypass disable support
` [PATCH 4.4.y 095/101] x86/speculation: Rework speculative_store_bypass_update()
` [PATCH 4.4.y 096/101] x86/bugs: Unify x86_spec_ctrl_{set_guest, restore_host}
` [PATCH 4.4.y 097/101] x86/bugs: Expose x86_spec_ctrl_base directly
` [PATCH 4.4.y 098/101] x86/bugs: Remove x86_spec_ctrl_set()
` [PATCH 4.4.y 099/101] x86/bugs: Rework spec_ctrl base and mask logic
` [PATCH 4.4.y 100/101] x86/speculation, KVM: Implement support for VIRT_SPEC_CTRL/LS_CFG
` [PATCH 4.4.y 101/101] x86/bugs: Rename SSBD_NO to SSB_NO
[PATCH v6 00/13] mm: Teach memory_failure() about ZONE_DEVICE pages
2018-07-14 4:50 UTC (2+ messages)
` [PATCH v6 06/13] mm, dev_pagemap: Do not clear ->mapping on final put
[patch 09/11] mm: do not bug_on on incorrect length in __mm_populate()
2018-07-13 23:59 UTC
[patch 07/11] fs, elf: make sure to page align bss in load_elf_library
2018-07-13 23:59 UTC
[patch 06/11] x86/purgatory: add missing FORCE to Makefile target
2018-07-13 23:59 UTC
[patch 02/11] fs/proc/task_mmu.c: fix Locked field in /proc/pid/smaps*
2018-07-13 23:58 UTC
[patch 01/11] mm: do not drop unused pages when userfaultd is running
2018-07-13 23:58 UTC
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).