From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BCB6228852C for ; Wed, 28 May 2025 14:00:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748440826; cv=none; b=H+XEtPvtHqUW+Azw4lirYl+bTA6uOUWboU9v5YcdZmL+U+qzyq8pjcIYPMP8vVnS58M3g3JTWK0Goghcjdxtq3QsvpOszb7hljX6CAaPsgektxrYbJOmm+FkSLkF1jt2IGg0TBylLM9GrZ11xA7VRV+5O9L1a3hmhY30R7Eb3mw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748440826; c=relaxed/simple; bh=HqmXzcz1Fhb5aWwjj60lQbn31SSuMbIoGTI7rS/zLpk=; h=Mime-Version:Content-Type:Date:Message-Id:From:To:Cc:Subject: References:In-Reply-To; b=KNRCmvPFXk2sOcaNoLFc0wwhVyYjpFNSAK0XSgp8XWFOMhoI2fX7tmKSluOLRzygFQ3Urtj29N/x4z/DxV9mv+bP2EqnUqc5U4r9aBCHBOqW8Mkk6Gj3RPUyZt/xuhpnOoOkVr9f7At+eJ05riTKqwqfkk0izwzL4EFdCpNLxoE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=RFSEQJLT; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="RFSEQJLT" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-43cfe574976so36120625e9.1 for ; Wed, 28 May 2025 07:00:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1748440823; x=1749045623; darn=vger.kernel.org; h=in-reply-to:references:subject:cc:to:from:message-id:date :content-transfer-encoding:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=uLCejufrq+qP3M9mNyL+ruMGCziYJYfpyzwNMPCLUy4=; b=RFSEQJLTchsvDKMOoRbUNsmbJ6wUxuxW4ZORdFRMio+qgL96Xq2QoeIHjIl9FE9pqJ ACzfpHfFpN7SDblZtnPfJ0dy7YmaG7haut4dAd6nZdtTf6zWOpagMkdkrjRE6F1Z6w91 Mmg0jsUZ07xy3h3aUWAVl8pEVkd2CgXTqZURm/x7bfEDaxbpy5Kc6N8gq+opZVA22dAC TWsh/8h7vpZFzdkgKr1hQ5j3q66M8H9BE7l7c/FVMbZM0HnO7vL/MLisCCTkWYnm3783 tJtVy4ERTTcD5FDOv5TfrFbR7mSIRfEwBTDXdG+h7Nna0EeksZ0493/kbQ4bDCAE6JXs w9yA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748440823; x=1749045623; h=in-reply-to:references:subject:cc:to:from:message-id:date :content-transfer-encoding:mime-version:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=uLCejufrq+qP3M9mNyL+ruMGCziYJYfpyzwNMPCLUy4=; b=A7wZcq0qi9FHGNXTBQVyzeG4N41aZfeq7eQJvQSZ7T4Y4BJu+BRmbgv4yuECFZWJxM s2VO8BMZGJVWnz+NDm6paaP36gJn8eQZEzI2mNlSjmhwOF3Eg8+xIV9bIkdzGeulNqMF qchpLBgecKYxe1jNmxDWREDXv12w+Woiauy43duZrXXJ+IaLfhtQasXW/MjTRCvnVs5B 6bEdiJPL72rlH7gQDa19B0M/cI4AdsK/3FCQGHPlvD5385MX+AD04v4MqQCan3838r0G 7xkv9p2d3KACn9pX+9bfV2O5K0uuxdyMlDbsEP/Zk7LvVQbDvs6qlUx+4jqAiRZi1Xuq G1sA== X-Forwarded-Encrypted: i=1; AJvYcCUGZtX7FNbfzcJOGblcaOgWgN8wc4pG3amNSF6ZuD8QKP9VtNro3k/mPGOtAqCo80m11za7+pQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxhzS6MONoixZ2nhPkCFnUYXmLOVXKvIrEzMdwmtPlDsInLczEQ Ilwoy5qeDD/x/qUasRhdqgOH/P3Th6K9cdDyJ80SKseZNmbg1CAjkWyuMBNgn1f8qGg= X-Gm-Gg: ASbGncvTJvSh9W5BAwOarKFKIPja61qEaiQtz6s5Lxp+MYbIgI/xARV+1pGPKYW0f2+ Zv48ZZnKnc4UYZ9xb8GYP6W6gqlfZnSZMDYb6RY7Snt83Omm2OiRc10sqWjV2bSJJJw/gFdhw11 QjUJ/rFT2jkHaiDwGfB2PC6+Jl9JoWBS3YE2wqzQ8hLU8ZQT1+AL6JGnHSAu2dKKMxwx8bddlZN /5Ax0t9qZBVtdtOKkeXhLU6R5h0HgNwa/55oMVGCr545UwF4HDtlzRwImQvfbGd+rGCj639QjpL ND511XpVtsDhPkaS48xwmxb1m3zTxgod60pzhkK4QTfhO6YuGu6rB4dbVeRbPWp6KPksCptiR60 aWg== X-Google-Smtp-Source: AGHT+IG4/Cne7nqOIsE/PY37ws2Wr1tDPTEMkErYoJ1bGl8pKJEeVcseVqH5nyS1AL3VO3u2TuUQQA== X-Received: by 2002:a05:600c:6386:b0:442:f4a3:b5f2 with SMTP id 5b1f17b1804b1-45072545b44mr22307925e9.6.1748440822669; Wed, 28 May 2025 07:00:22 -0700 (PDT) Received: from localhost ([2a00:2381:fd67:101:6c39:59e6:b76d:825]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450064aeb6csm23449655e9.24.2025.05.28.07.00.21 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 28 May 2025 07:00:22 -0700 (PDT) Precedence: bulk X-Mailing-List: stable@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset=UTF-8 Date: Wed, 28 May 2025 15:00:21 +0100 Message-Id: From: "Alexey Klimov" To: "Dmitry Baryshkov" Cc: , , , , , , , , , Subject: Re: [PATCH] iommu/arm-smmu-qcom: Add SM6115 MDSS compatible X-Mailer: aerc 0.20.0 References: <20250528003118.214093-1-alexey.klimov@linaro.org> In-Reply-To: On Wed May 28, 2025 at 9:52 AM BST, Dmitry Baryshkov wrote: > On Wed, May 28, 2025 at 01:31:18AM +0100, Alexey Klimov wrote: >> Add the SM6115 MDSS compatible to clients compatible list, as it also >> needs that workaround. >> Without this workaround, for example, QRB4210 RB2 which is based on >> SM4250/SM6115 generates a lot of smmu unhandled context faults during >> boot: >>=20 >> arm_smmu_context_fault: 116854 callbacks suppressed >> arm-smmu c600000.iommu: Unhandled context fault: fsr=3D0x402, >> iova=3D0x5c0ec600, fsynr=3D0x320021, cbfrsynra=3D0x420, cb=3D5 >> arm-smmu c600000.iommu: FSR =3D 00000402 [Format=3D2 TF], SID=3D0x420 >> arm-smmu c600000.iommu: FSYNR0 =3D 00320021 [S1CBNDX=3D50 PNU PLVL=3D1] >> arm-smmu c600000.iommu: Unhandled context fault: fsr=3D0x402, >> iova=3D0x5c0d7800, fsynr=3D0x320021, cbfrsynra=3D0x420, cb=3D5 >> arm-smmu c600000.iommu: FSR =3D 00000402 [Format=3D2 TF], SID=3D0x420 >>=20 >> and also leads to failed initialisation of lontium lt9611uxc driver >> and gpu afterwards: > > Nit: there is nothing failing the lt9611uxc on its own. binding all MDSS > components (triggered by lt9611uxc attaching to the DSI bus) produces > the failure. Oh, I didn't mean to express that something failed in lt9611uxc itself, I was just trying to list observed problems. Apart from hdmi bridge and gpu the failed component will be soundcard drive= r since it depends on lt9611uxc.. So, if you have rewording in mind feel free to suggest it. Or maybe something like this will look better: and also failed initialisation of lontium lt9611uxc, gpu and dpu is observe= d: (kernel trace as in the original email) [..] > > Reviewed-by: Dmitry Baryshkov > > I'd also propose: > > Fixes: 3581b7062cec ("drm/msm/disp/dpu1: add support for display on SM611= 5") > > This way this is going to be fixed for all platforms using display on > SM6115. Yes. Thanks. Checkpatch suggested "Fixes" tag but it was unclear when it started to horribly fail during boot -- sometime around 6.14 or 6.15 cycle. Best regards, Alexey