From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Date: Fri, 6 May 2016 11:47:19 +0200 (CEST)
From: Thomas Gleixner <tglx@linutronix.de>
To: Chen Yu <yu.c.chen@intel.com>
cc: x86@kernel.org, linux-kernel@vger.kernel.org,
	Ingo Molnar <mingo@redhat.com>,
	"H. Peter Anvin" <hpa@zytor.com>, Bin Gao <bin.gao@intel.com>,
	Len Brown <lenb@kernel.org>,
	"Rafael J. Wysocki" <rafael@kernel.org>,
	"3 . 14+ # 3 . 14+" <stable@vger.kernel.org>
Subject: Re: [PATCH] x86, tsc: Fix tsc ratio calibration to avoid broken
 mdelay
In-Reply-To: <1462505619-5516-1-git-send-email-yu.c.chen@intel.com>
Message-ID: <alpine.DEB.2.11.1605061131580.3540@nanos>
References: <1462505619-5516-1-git-send-email-yu.c.chen@intel.com>
MIME-Version: 1.0
Content-Type: TEXT/PLAIN; charset=US-ASCII
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <stable.vger.kernel.org>

On Fri, 6 May 2016, yu.c.chen@intel.com wrote:
> From: Chen Yu <yu.c.chen@intel.com>
> 
> Currently we fetch the tsc radio by:
> ratio = (lo >> 8) & 0x1f;
> thus get bit8~bit12 of the MSR_PLATFORM_INFO, however according
> to Intel 64 and IA-32 Architectures Software Developer Manual 35.5,
> the ratio bit should be bit8~bit15, otherwise we might get incorrect
> tsc ratio and cause system hang later(mdelay corrupted).

The resulting issue is that both TSC frequency, which is used for udelay, and
the lapic timer frequency are wrong. mdelay is just the visible damage caused
by that.
 
Thanks,

	tglx