From mboxrd@z Thu Jan  1 00:00:00 1970
From: Eugen.Hristev at microchip.com <Eugen.Hristev@microchip.com>
Date: Wed, 7 Apr 2021 06:32:31 +0000
Subject: [PATCH v2] ARM: dts: at91: sama5d3: add u-boot properties to
 sama5d3 pit timer
In-Reply-To: <CA+CtpRjeEz8agWoYYGG7Wo1A5OQ2OUEMUD+og2-sEeN5Ymovpw@mail.gmail.com>
References: <20210406093953.12565-1-mluis.reis@gmail.com>
 <CA+CtpRjeEz8agWoYYGG7Wo1A5OQ2OUEMUD+og2-sEeN5Ymovpw@mail.gmail.com>
Message-ID: <01ab449b-a75d-e655-c019-00efa37259ae@microchip.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On 4/7/21 1:16 AM, Derald Woods wrote:
> On Tue, Apr 6, 2021 at 4:40 AM Manuel Reis <mluis.reis@gmail.com 
> <mailto:mluis.reis@gmail.com>> wrote:
> 
>     in the early SPL boot stage whenever there is a call to udelay,
>     dm_timer_init fails to find the pit timer whenever it traverses
>     the device tree, if this property is not present
> 
>     Signed-off-by: Manuel Reis <mluis.reis@gmail.com
>     <mailto:mluis.reis@gmail.com>>
>     CC: Eugen Hristev <eugen.hristev@microchip.com
>     <mailto:eugen.hristev@microchip.com>>
>     ---
>      ?arch/arm/dts/sama5d3.dtsi | 1 +
>      ?1 file changed, 1 insertion(+)
> 
>     diff --git a/arch/arm/dts/sama5d3.dtsi b/arch/arm/dts/sama5d3.dtsi
>     index 6ed218eaad..42c30e9f30 100644
>     --- a/arch/arm/dts/sama5d3.dtsi
>     +++ b/arch/arm/dts/sama5d3.dtsi
>     @@ -1320,6 +1320,7 @@
>      ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? reg = <0xfffffe30 0xf>;
>      ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? interrupts = <3 IRQ_TYPE_LEVEL_HIGH 5>;
>      ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? clocks = <&mck>;
>     +? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?u-boot,dm-pre-reloc;
>      ? ? ? ? ? ? ? ? ? ? ? ? };
> 
>      ? ? ? ? ? ? ? ? ? ? ? ? watchdog at fffffe40 {
>     -- 
>     2.27.0
> 
> 
> This patch, on top of v2021.04, allows my SAMA5D3 Xplained board to boot 
> normally again.
> 
> Tested-by: Derald D. Woods <woods.technical@gmail.com 
> <mailto:woods.technical@gmail.com>>
> 

Hi Derald,

Could I ask, you are using the SPL to boot your board ?
Did you have to remove any udelay from the ddr2_init code , or it booted 
out of the box by applying this patch only ?

Thanks,
Eugen