[U-Boot-Users] Virtex-II Pro and Instruction Prefetching

[Frank Smith <smith@amirix.com>]

Hello,

I'm working on getting PPCBoot 2.0.0 and Linux running on a custom
Virtex-II Pro development board.

I'm currently encountering problems with my DDR SDRAM controller --
it can't seem to handle instruction prefetching yet.  So to sidestep the
issue for now, I want to configure the 405 so that instructions
are not prefetched.

I've disabled instruction caching altogether (ICCR = 0x00000000) and I
have a core configuration register (CCR0) value of 0x00700000, which
according to the documentation has "prefetching for non-cachable
regions" disabled.

Even so, ChipScope is telling me that instructions are still 
being prefetched from SDRAM (sometimes 2 instructions, sometimes 4,
and sometimes 8 instructions at a time).  Is there anything else I have
to do to disable prefetching of non-cachable instructions?


Thanks,
Frank.