From: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [RESEND PATCH v2 00/15] Add Intel Agilex SoC support
Date: Tue, 9 Jul 2019 21:35:32 +0200 [thread overview]
Message-ID: <088b23a6-c15b-e24d-35db-cc34b401cf9f@gmail.com> (raw)
In-Reply-To: <1562230572-24033-1-git-send-email-ley.foon.tan@intel.com>
Tom, Marek,
I'd like to assign these patches to me in patchwork but failed to do so.
Does anyone need to add me there as co-custodian for socfpga?
Thanks,
Simon
Am 04.07.2019 um 10:55 schrieb Ley Foon Tan:
> This is 2nd version of patchset (RESEND) to add Intel Agilex SoC[1] support.
> This patchset needs to apply after patch in [2] for Designware i2c clock from DM.
>
> Patch 1, 5, 6, 7, 8, 13, 14, 15 have changed, the rest have not.
> *Patch 7 is new patch for clock manager driver with DM.
> Detail change log is in patch commit message.
>
> Intel Agilex SoC is with a 64-bit quad core ARM Cortex-A53 MPCore
> hard processor system (HPS). New IPs in Agilex are CCU, clock manager and SDRAM,
> other IPs have minor changes compared to Stratix 10.
>
> Intel Agilex HPS TRM:
> https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/agilex/mnl-1100.pdf
>
> v1->v2:
> -------
> - Change clock driver to DM
> - Reuse base_addr_s10.h from S10
> - Add system_manager_s10_agilex_common.h
> - Update commit message for CCU patch
> - Update Linux commit id in dts/dtsi patch
>
> History:
> ---------
> [v1]: https://patchwork.ozlabs.org/cover/1097830/
>
> [1]: https://www.intel.com/content/www/us/en/products/programmable/fpga/agilex.html
> [2]: https://patchwork.ozlabs.org/patch/1114251/
>
> Ley Foon Tan (15):
> arm: socfpga: agilex: Add base address for Intel Agilex SoC
> arm: socfpga: Move firewall code to firewall file
> arm: socfpga: Move Stratix10 and Agilex reset manager common code
> arm: socfpga: agilex: Add reset manager support
> arm: socfpga: Move Stratix10 and Agilex system manager common code
> arm: socfpga: agilex: Add system manager support
> clk: agilex: Add clock driver for Agilex.
> arm: socfpga: agilex: Add clock manager support
> arm: socfpga: agilex: Add CCU support for Agilex
> ddr: altera: Restructure Stratix 10 SDRAM driver
> ddr: altera: agilex: Add SDRAM driver for Agilex
> board: intel: agilex: Add socdk board support for Intel Agilex SoC
> arm: socfpga: agilex: Add SPL for Agilex SoC
> arm: dts: agilex: Add base dtsi and devkit dts
> arm: socfpga: agilex: Enable Agilex SoC build
>
> arch/arm/Kconfig | 4 +-
> arch/arm/dts/Makefile | 1 +
> arch/arm/dts/socfpga_agilex.dtsi | 495 +++++++++++++++
> arch/arm/dts/socfpga_agilex_socdk-u-boot.dtsi | 71 +++
> arch/arm/dts/socfpga_agilex_socdk.dts | 136 +++++
> arch/arm/mach-socfpga/Kconfig | 15 +
> arch/arm/mach-socfpga/Makefile | 18 +
> arch/arm/mach-socfpga/ccu_agilex.c | 99 +++
> arch/arm/mach-socfpga/clock_manager_agilex.c | 87 +++
> arch/arm/mach-socfpga/firewall.c | 97 +++
> .../mach-socfpga/include/mach/base_addr_s10.h | 4 +
> .../mach-socfpga/include/mach/ccu_agilex.h | 67 +++
> .../mach-socfpga/include/mach/clock_manager.h | 2 +
> .../include/mach/clock_manager_agilex.h | 329 ++++++++++
> .../mach/{firewall_s10.h => firewall.h} | 10 +-
> .../mach-socfpga/include/mach/reset_manager.h | 29 +
> .../include/mach/reset_manager_agilex.h | 38 ++
> .../include/mach/reset_manager_s10.h | 79 ---
> .../include/mach/system_manager.h | 2 +
> ..._manager_s10.h => system_manager_agilex.h} | 89 +--
> .../include/mach/system_manager_s10.h | 46 +-
> .../mach/system_manager_s10_agilex_common.h | 60 ++
> arch/arm/mach-socfpga/reset_manager.c | 9 +-
> arch/arm/mach-socfpga/spl_agilex.c | 100 +++
> arch/arm/mach-socfpga/spl_s10.c | 84 +--
> board/intel/agilex-socdk/MAINTAINERS | 7 +
> board/intel/agilex-socdk/Makefile | 7 +
> board/intel/agilex-socdk/socfpga.c | 7 +
> configs/socfpga_agilex_defconfig | 57 ++
> drivers/clk/altera/Makefile | 1 +
> drivers/clk/altera/clk-agilex.c | 568 ++++++++++++++++++
> drivers/ddr/altera/Kconfig | 6 +-
> drivers/ddr/altera/Makefile | 3 +-
> drivers/ddr/altera/sdram_agilex.c | 158 +++++
> drivers/ddr/altera/sdram_common.c | 308 ++++++++++
> .../altera/{sdram_s10.h => sdram_common.h} | 75 +--
> drivers/ddr/altera/sdram_s10.c | 302 +---------
> drivers/ddr/altera/sdram_s10.h | 148 -----
> include/configs/socfpga_agilex_socdk.h | 208 +++++++
> include/dt-bindings/clock/stratix10-clock.h | 84 +++
> 40 files changed, 3140 insertions(+), 770 deletions(-)
> create mode 100644 arch/arm/dts/socfpga_agilex.dtsi
> create mode 100644 arch/arm/dts/socfpga_agilex_socdk-u-boot.dtsi
> create mode 100644 arch/arm/dts/socfpga_agilex_socdk.dts
> create mode 100644 arch/arm/mach-socfpga/ccu_agilex.c
> create mode 100644 arch/arm/mach-socfpga/clock_manager_agilex.c
> create mode 100644 arch/arm/mach-socfpga/firewall.c
> create mode 100644 arch/arm/mach-socfpga/include/mach/ccu_agilex.h
> create mode 100644 arch/arm/mach-socfpga/include/mach/clock_manager_agilex.h
> rename arch/arm/mach-socfpga/include/mach/{firewall_s10.h => firewall.h} (94%)
> create mode 100644 arch/arm/mach-socfpga/include/mach/reset_manager_agilex.h
> copy arch/arm/mach-socfpga/include/mach/{system_manager_s10.h => system_manager_agilex.h} (51%)
> create mode 100644 arch/arm/mach-socfpga/include/mach/system_manager_s10_agilex_common.h
> create mode 100644 arch/arm/mach-socfpga/spl_agilex.c
> create mode 100644 board/intel/agilex-socdk/MAINTAINERS
> create mode 100644 board/intel/agilex-socdk/Makefile
> create mode 100644 board/intel/agilex-socdk/socfpga.c
> create mode 100644 configs/socfpga_agilex_defconfig
> create mode 100644 drivers/clk/altera/clk-agilex.c
> create mode 100644 drivers/ddr/altera/sdram_agilex.c
> create mode 100644 drivers/ddr/altera/sdram_common.c
> copy drivers/ddr/altera/{sdram_s10.h => sdram_common.h} (78%)
> create mode 100644 include/configs/socfpga_agilex_socdk.h
> create mode 100644 include/dt-bindings/clock/stratix10-clock.h
>
next prev parent reply other threads:[~2019-07-09 19:35 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-07-04 8:55 [U-Boot] [RESEND PATCH v2 00/15] Add Intel Agilex SoC support Ley Foon Tan
2019-07-04 8:55 ` [U-Boot] [RESEND PATCH v2 01/15] arm: socfpga: agilex: Add base address for Intel Agilex SoC Ley Foon Tan
2019-07-09 19:40 ` Simon Goldschmidt
2019-07-04 8:55 ` [U-Boot] [RESEND PATCH v2 02/15] arm: socfpga: Move firewall code to firewall file Ley Foon Tan
2019-07-09 19:41 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 03/15] arm: socfpga: Move Stratix10 and Agilex reset manager common code Ley Foon Tan
2019-07-09 19:56 ` Simon Goldschmidt
2019-07-10 22:48 ` Ley Foon Tan
2019-07-12 10:27 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 04/15] arm: socfpga: agilex: Add reset manager support Ley Foon Tan
2019-07-09 20:01 ` Simon Goldschmidt
2019-07-09 20:33 ` Marek Vasut
2019-07-09 20:43 ` Simon Goldschmidt
2019-07-09 21:06 ` Marek Vasut
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 05/15] arm: socfpga: Move Stratix10 and Agilex system manager common code Ley Foon Tan
2019-07-09 20:04 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 06/15] arm: socfpga: agilex: Add system manager support Ley Foon Tan
2019-07-09 20:08 ` Simon Goldschmidt
2019-07-10 22:56 ` Ley Foon Tan
2019-07-12 10:50 ` Simon Goldschmidt
2019-08-06 9:24 ` Ley Foon Tan
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 07/15] clk: agilex: Add clock driver for Agilex Ley Foon Tan
2019-07-09 20:13 ` Simon Goldschmidt
2019-07-10 23:03 ` Ley Foon Tan
2019-07-12 10:47 ` Simon Goldschmidt
2019-08-06 9:19 ` Ley Foon Tan
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 08/15] arm: socfpga: agilex: Add clock manager support Ley Foon Tan
2019-07-09 20:15 ` Simon Goldschmidt
2019-07-10 23:08 ` Ley Foon Tan
2019-07-12 10:30 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 09/15] arm: socfpga: agilex: Add CCU support for Agilex Ley Foon Tan
2019-07-09 20:19 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 10/15] ddr: altera: Restructure Stratix 10 SDRAM driver Ley Foon Tan
2019-07-09 20:35 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 11/15] ddr: altera: agilex: Add SDRAM driver for Agilex Ley Foon Tan
2019-07-09 20:37 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 12/15] board: intel: agilex: Add socdk board support for Intel Agilex SoC Ley Foon Tan
2019-07-09 20:38 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 13/15] arm: socfpga: agilex: Add SPL for " Ley Foon Tan
2019-07-09 20:39 ` Simon Goldschmidt
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 14/15] arm: dts: agilex: Add base dtsi and devkit dts Ley Foon Tan
2019-07-09 20:41 ` Simon Goldschmidt
2019-07-10 22:40 ` Ley Foon Tan
2019-07-04 8:56 ` [U-Boot] [RESEND PATCH v2 15/15] arm: socfpga: agilex: Enable Agilex SoC build Ley Foon Tan
2019-07-09 20:42 ` Simon Goldschmidt
2019-07-09 19:35 ` Simon Goldschmidt [this message]
2019-07-10 12:36 ` [U-Boot] [RESEND PATCH v2 00/15] Add Intel Agilex SoC support Tom Rini
2019-07-10 13:08 ` Simon Goldschmidt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=088b23a6-c15b-e24d-35db-cc34b401cf9f@gmail.com \
--to=simon.k.r.goldschmidt@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox