From: Sam Edwards <cfsworks@gmail.com>
To: Andre Przywara <andre.przywara@arm.com>
Cc: Maksim Kiselev <bigunclemax@gmail.com>, u-boot@lists.denx.de
Subject: Re: [RFC PATCH 10/17] clk: sunxi: Add support for the D1 CCU
Date: Mon, 29 May 2023 18:58:54 -0600 [thread overview]
Message-ID: <0eba5e2e-b1f2-dd3d-c025-c96c84375b1f@gmail.com> (raw)
In-Reply-To: <e6f7c6e3-ceee-6324-8788-f488625dc1e5@gmail.com>
Hey again Andre,
On 5/26/23 20:15, Sam Edwards wrote:
> My "no success" is Linux stalling indefinitely at:
> [ 0.123090] smp: Bringing up secondary CPUs ...
OK, correction: my "no success" was Linux being unable to access the
GIC, so boot was getting stuck. This was because it was running in
nonsec mode and the GIC wasn't getting the interrupts moved over into
group1.
The root cause of THAT was that the T113's CBAR's PERIPHBASE is still
0x01C80000, where the GIC used to be on the older ARM sunxis. Allwinner
never updated their ARM cores when they moved the GIC to 0x03020000!
Guess we need a `#define CFG_ARM_GIC_BASE_ADDRESS 0x03020000`. Where do
you recommend I put that? :)
I also think sunxi/psci.c:psci_arch_init needs some cleanup:
- It sets GICC_PMR to 0xFF, which should probably be removed because
that was already done by `_nonsec_init`
- It tries to clear the NS bit of SCR to enter secure mode, but the NS
bit is just enabled later in `_secure_monitor`. So that should also be
removed because it has no effect.
So, I'll have a few PSCI patches for you soon -- once I rest up from all
of that GIC debugging, that is!
Cheers,
Sam
next prev parent reply other threads:[~2023-05-30 0:59 UTC|newest]
Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-06 0:45 [RFC PATCH 00/17] sunxi: rework pinctrl and add T113s support Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 01/17] sunxi: remove CONFIG_SATAPWR Andre Przywara
2022-12-14 8:37 ` Samuel Holland
2022-12-14 14:25 ` Andre Przywara
2022-12-14 23:40 ` Samuel Holland
2022-12-06 0:45 ` [RFC PATCH 02/17] sunxi: remove CONFIG_MACPWR Andre Przywara
2022-12-14 9:09 ` Samuel Holland
2022-12-14 14:23 ` Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 03/17] pinctrl: sunxi: remove struct sunxi_gpio Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 04/17] pinctrl: sunxi: add GPIO in/out wrappers Andre Przywara
2022-12-15 5:59 ` Samuel Holland
2022-12-06 0:45 ` [RFC PATCH 05/17] pinctrl: sunxi: move pinctrl code and remove GPIO_EXTRA_HEADER Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 06/17] pinctrl: sunxi: move PIO_BASE into sunxi_gpio.h Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 07/17] pinctrl: sunxi: add new D1 pinctrl support Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 08/17] sunxi: introduce NCAT2 generation model Andre Przywara
2022-12-06 5:38 ` Icenowy Zheng
2023-05-16 2:32 ` Sam Edwards
2023-05-16 21:08 ` Andre Przywara
2023-05-16 23:53 ` Sam Edwards
2023-05-17 0:43 ` Andre Przywara
2023-05-17 8:56 ` Andre Przywara
2023-05-17 14:04 ` Maxim Kiselev
2023-05-25 18:25 ` Maksim Kiselev
2023-05-26 11:05 ` Andre Przywara
2023-06-03 18:03 ` Sam Edwards
2022-12-06 0:45 ` [RFC PATCH 09/17] pinctrl: sunxi: add Allwinner D1 pinctrl description Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 10/17] clk: sunxi: Add support for the D1 CCU Andre Przywara
2023-05-22 3:57 ` Sam Edwards
2023-05-24 0:58 ` Andre Przywara
2023-05-26 0:34 ` Sam Edwards
2023-05-26 10:50 ` Andre Przywara
2023-05-26 19:27 ` Maksim Kiselev
2023-05-26 20:22 ` Sam Edwards
2023-05-26 22:07 ` Andre Przywara
2023-05-27 2:15 ` Sam Edwards
2023-05-30 0:58 ` Sam Edwards [this message]
2023-05-31 15:19 ` Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 11/17] sunxi: clock: D1/R528: Enable PLL LDO during PLL1 setup Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 12/17] sunxi: clock: support D1/R528 PLL6 clock Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 13/17] sunxi: add early Allwinner R528/T113 SoC support Andre Przywara
2023-05-16 2:52 ` Sam Edwards
2023-05-16 22:01 ` Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 14/17] sunxi: refactor serial base addresses to avoid asm/arch/cpu.h Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 15/17] riscv: dts: allwinner: Add the D1/D1s SoC devicetree Andre Przywara
2022-12-06 0:45 ` [RFC PATCH 16/17] arm: sunxi: add Allwinner T113s devicetree stub Andre Przywara
2022-12-06 5:55 ` Icenowy Zheng
2023-01-03 17:38 ` Andre Przywara
2023-01-04 5:49 ` Icenowy Zheng
2022-12-06 0:45 ` [RFC PATCH 17/17] sunxi: add preliminary MangoPi MQ-R board support Andre Przywara
2023-06-09 22:16 ` [RFC PATCH 00/17] sunxi: rework pinctrl and add T113s support Sam Edwards
2023-06-12 0:20 ` Andre Przywara
2023-06-12 21:18 ` Sam Edwards
2023-06-15 0:07 ` Andre Przywara
2023-06-18 19:01 ` Sam Edwards
2023-06-20 12:42 ` Andre Przywara
2023-06-20 22:11 ` Sam Edwards
2023-06-21 10:55 ` Andre Przywara
2023-06-21 20:22 ` Sam Edwards
2023-06-16 15:59 ` Andre Przywara
2023-06-16 16:27 ` Maxim Kiselev
2023-06-16 16:36 ` Andre Przywara
2023-06-17 8:26 ` Maxim Kiselev
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0eba5e2e-b1f2-dd3d-c025-c96c84375b1f@gmail.com \
--to=cfsworks@gmail.com \
--cc=andre.przywara@arm.com \
--cc=bigunclemax@gmail.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox