From: Dalon L Westergreen <dalon.westergreen@linux.intel.com>
To: u-boot@lists.denx.de
Subject: [PATCH v2 03/21] arm: socfpga: Add function for checking description from FIT image
Date: Wed, 19 Feb 2020 09:31:41 -0800 [thread overview]
Message-ID: <0ef0fcba0da152a1119853fb9976137fcb4d8043.camel@linux.intel.com> (raw)
In-Reply-To: <74c9e04e-516b-a460-422b-786035bef965@denx.de>
On Wed, 2020-02-19 at 18:11 +0100, Marek Vasut wrote:
> On 2/19/20 1:25 PM, chee.hong.ang at intel.com wrote:
> > From: Chee Hong Ang <chee.hong.ang@intel.com>
> > Add board_fit_config_name_match() for matching board name withdevice tree
> > files in FIT image. This will ensure correct DTBfile is loaded for different
> > board type. Currently, we are notsupporting multiple device tree files in
> > FIT image therefore thisfunction basically do nothing for now.
> > Signed-off-by: Chee Hong Ang <chee.hong.ang@intel.com>--- arch/arm/mach-
> > socfpga/board.c | 10 ++++++++++ 1 file changed, 10 insertions(+)
> > diff --git a/arch/arm/mach-socfpga/board.c b/arch/arm/mach-
> > socfpga/board.cindex 7c8c05c..5757041 100644--- a/arch/arm/mach-
> > socfpga/board.c+++ b/arch/arm/mach-socfpga/board.c@@ -86,3 +86,13 @@ int
> > g_dnl_board_usb_cable_connected(void) return 1; } #endif++#ifdef
> > CONFIG_SPL_BUILD+__weak int board_fit_config_name_match(const char *name)
>
> Why is this __weak ?
The intent is to allow users to override this in their specific board
implementation.
>
> [...]
next prev parent reply other threads:[~2020-02-19 17:31 UTC|newest]
Thread overview: 91+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-19 12:25 [PATCH v2 00/21] Enable ARM Trusted Firmware for U-Boot chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 01/21] configs: agilex: Remove CONFIG_OF_EMBED chee.hong.ang at intel.com
2020-02-19 17:10 ` Marek Vasut
2020-02-20 2:12 ` Ang, Chee Hong
2020-02-20 16:44 ` Marek Vasut
2020-02-20 17:04 ` Westergreen, Dalon
2020-02-21 16:24 ` Marek Vasut
2020-02-21 18:15 ` Ang, Chee Hong
2020-02-23 13:55 ` Marek Vasut
2020-02-24 2:26 ` Ang, Chee Hong
2020-02-25 17:55 ` Marek Vasut
2020-02-25 18:26 ` Westergreen, Dalon
2020-02-25 18:42 ` Marek Vasut
2020-02-25 18:56 ` Westergreen, Dalon
2020-02-19 12:25 ` [PATCH v2 02/21] arm: socfpga: add fit source file for pack itb with ATF chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 03/21] arm: socfpga: Add function for checking description from FIT image chee.hong.ang at intel.com
2020-02-19 17:11 ` Marek Vasut
2020-02-19 17:31 ` Dalon L Westergreen [this message]
2020-02-19 17:32 ` Marek Vasut
2020-02-19 12:25 ` [PATCH v2 04/21] arm: socfpga: Load FIT image with ATF support chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 05/21] arm: socfpga: Override 'lowlevel_init' to support ATF chee.hong.ang at intel.com
2020-02-19 17:13 ` Marek Vasut
2020-02-20 2:27 ` Ang, Chee Hong
2020-02-20 16:44 ` Marek Vasut
2020-02-20 19:05 ` Ang, Chee Hong
2020-02-21 16:26 ` Marek Vasut
2020-02-21 18:35 ` Ang, Chee Hong
2020-02-21 18:46 ` Ang, Chee Hong
2020-02-23 13:59 ` Marek Vasut
2020-02-19 12:25 ` [PATCH v2 06/21] configs: socfpga: Enable FIT image loading with ATF support chee.hong.ang at intel.com
2020-02-19 17:14 ` Marek Vasut
2020-02-20 2:15 ` Ang, Chee Hong
2020-02-20 16:45 ` Marek Vasut
2020-02-20 20:00 ` Simon Goldschmidt
2020-02-20 22:20 ` Westergreen, Dalon
2020-02-19 12:25 ` [PATCH v2 07/21] arm: socfpga: Disable "spin-table" method for booting Linux chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 08/21] arm: socfpga: Add SMC helper function for Intel SOCFPGA (64bits) chee.hong.ang at intel.com
2020-02-19 17:15 ` Marek Vasut
2020-02-20 1:32 ` Ang, Chee Hong
2020-02-19 12:25 ` [PATCH v2 09/21] arm: socfpga: Define SMC function identifiers for PSCI SiP services chee.hong.ang at intel.com
2020-02-19 17:18 ` Marek Vasut
2020-02-20 1:42 ` Ang, Chee Hong
2020-02-20 16:46 ` Marek Vasut
2020-02-19 12:25 ` [PATCH v2 10/21] arm: socfpga: Add secure register access helper functions for SoC 64bits chee.hong.ang at intel.com
2020-02-19 17:20 ` Marek Vasut
2020-02-20 2:02 ` Ang, Chee Hong
2020-02-20 16:47 ` Marek Vasut
2020-02-20 17:54 ` Ang, Chee Hong
2020-02-21 16:31 ` Marek Vasut
2020-02-21 18:01 ` Ang, Chee Hong
2020-02-21 18:07 ` Marek Vasut
2020-02-21 19:06 ` Ang, Chee Hong
2020-02-23 14:02 ` Marek Vasut
2020-02-24 2:21 ` Ang, Chee Hong
2020-02-25 17:54 ` Marek Vasut
2020-02-26 0:44 ` Ang, Chee Hong
2020-02-28 2:53 ` Ang, Chee Hong
2020-02-28 7:46 ` Simon Goldschmidt
2020-02-28 8:53 ` Ang, Chee Hong
2020-02-19 12:25 ` [PATCH v2 11/21] arm: socfpga: Secure register access for clock manager (SoC 64bits) chee.hong.ang at intel.com
2020-02-19 17:21 ` Marek Vasut
2020-02-20 2:32 ` Ang, Chee Hong
2020-02-20 16:48 ` Marek Vasut
2020-02-20 18:20 ` Ang, Chee Hong
2020-02-22 5:30 ` Ang, Chee Hong
2020-02-22 7:31 ` Simon Goldschmidt
2020-02-22 9:59 ` Ang, Chee Hong
2020-02-24 9:11 ` Ang, Chee Hong
2020-02-24 9:16 ` Simon Goldschmidt
2020-02-24 10:52 ` Ang, Chee Hong
2020-02-19 12:25 ` [PATCH v2 12/21] arm: socfpga: Secure register access in PHY mode setup chee.hong.ang at intel.com
2020-02-22 5:35 ` Ang, Chee Hong
2020-02-23 14:13 ` Marek Vasut
2020-02-19 12:25 ` [PATCH v2 13/21] arm: socfpga: Secure register access for reading PLL frequency chee.hong.ang at intel.com
2020-02-22 5:40 ` Ang, Chee Hong
2020-02-22 10:05 ` Ang, Chee Hong
2020-02-23 14:14 ` Marek Vasut
2020-02-24 2:06 ` Ang, Chee Hong
2020-02-24 7:15 ` Ang, Chee Hong
2020-02-24 9:13 ` Ang, Chee Hong
2020-02-19 12:25 ` [PATCH v2 14/21] mmc: dwmmc: socfpga: Secure register access in MMC driver chee.hong.ang at intel.com
2020-02-22 5:47 ` Ang, Chee Hong
2020-02-19 12:25 ` [PATCH v2 15/21] net: designware: socfpga: Secure register access in MAC driver chee.hong.ang at intel.com
2020-02-22 5:52 ` Ang, Chee Hong
2020-02-19 12:25 ` [PATCH v2 16/21] arm: socfpga: Secure register access in Reset Manager driver chee.hong.ang at intel.com
2020-02-22 5:59 ` Ang, Chee Hong
2020-02-19 12:25 ` [PATCH v2 17/21] arm: socfpga: stratix10: Initialize timer in SPL chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 18/21] arm: socfpga: Bridge reset invokes SMC service calls in EL2 chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 19/21] arm: socfpga: stratix10: Add ATF support to FPGA reconfig driver chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 20/21] arm: socfpga: mailbox: Add 'SYSTEM_RESET' PSCI support to mbox_reset_cold() chee.hong.ang at intel.com
2020-02-19 12:25 ` [PATCH v2 21/21] configs: socfpga: Add defconfig for Agilex and Stratix 10 without ATF support chee.hong.ang at intel.com
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0ef0fcba0da152a1119853fb9976137fcb4d8043.camel@linux.intel.com \
--to=dalon.westergreen@linux.intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox