From mboxrd@z Thu Jan  1 00:00:00 1970
From: Chin Liang See <clsee@altera.com>
Date: Mon, 21 Dec 2015 17:54:22 +0800
Subject: [U-Boot] [PATCH V2] arm: socfpga: Actually enable L2 cache
In-Reply-To: <1450580409-6387-1-git-send-email-marex@denx.de>
References: <1450580409-6387-1-git-send-email-marex@denx.de>
Message-ID: <1450691662.3311.1.camel@altera.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Sun, 2015-12-20 at 04:00 +0100, Marek Vasut wrote:
> The L2 cache was never enabled in the v7_outer_cache_enable(), fix
> this and enable the L2 cache.
> 
> Signed-off-by: Marek Vasut <marex@denx.de>
> Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
> Cc: Chin Liang See <clsee@altera.com>
> ---
>  arch/arm/mach-socfpga/misc.c | 13 +++++++++++--
>  1 file changed, 11 insertions(+), 2 deletions(-)
> 
> V2: Add v7_outer_cache_disable() as suggested by SR .
> 

Acked-by: Chin Liang See <clsee@altera.com>

Thanks
Chin Liang