From: Chin Liang See <clsee@altera.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 11/12] arm: socfpga: Add SPL support for Stratix 10 SoC
Date: Mon, 17 Oct 2016 22:34:56 +0700 [thread overview]
Message-ID: <1476718496.4286.21.camel@altera.com> (raw)
In-Reply-To: <455a52a8-2726-8d0f-1b6e-bc3b56e346bd@denx.de>
On Min, 2016-10-16 at 17:41 +0200, Marek Vasut wrote:
> On 10/13/2016 10:33 AM, Chin Liang See wrote:
> >
> > Add SPL support for Stratix 10 SoC development kit
> >
> > Signed-off-by: Chin Liang See <clsee@altera.com>
> > Cc: Marek Vasut <marex@denx.de>
> > Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
> > Cc: Ley Foon Tan <lftan@altera.com>
> > Cc: Tien Fong Chee <tfchee@altera.com>
> > ---
> > ?arch/arm/mach-socfpga/Makefile | 13 ++++++++-----
> > ?arch/arm/mach-socfpga/spl.c????| 13 ++++++++++++-
> > ?2 files changed, 20 insertions(+), 6 deletions(-)
> >
> > diff --git a/arch/arm/mach-socfpga/Makefile b/arch/arm/mach-
> > socfpga/Makefile
> > index 5038919..2b00c8c 100644
> > --- a/arch/arm/mach-socfpga/Makefile
> > +++ b/arch/arm/mach-socfpga/Makefile
> > @@ -8,17 +8,20 @@
> > ?#
> >
> > ?obj-y????????+= misc.o timer.o reset_manager.o clock_manager.o
> > board.o
> > -
> > -obj-$(CONFIG_SPL_BUILD) += spl.o freeze_controller.o
> > -
> > ?obj-$(CONFIG_TARGET_SOCFPGA_STRATIX10) += mmu-arm64.o
> >
> > +ifdef CONFIG_SPL_BUILD
> > +obj-y += spl.o
> > +obj-$(CONFIG_TARGET_SOCFPGA_GEN5) += freeze_controller.o
> > +endif
> > +
> > +ifdef CONFIG_TARGET_SOCFPGA_GEN5
> > ?# QTS-generated config file wrappers
> > -obj-$(CONFIG_TARGET_SOCFPGA_GEN5)????+= scan_manager.o
> > wrap_pll_config.o \
> > -????????????????????????????????????????fpga_manager.o
> > system_manager.o
> > +obj-y????????+= scan_manager.o wrap_pll_config.o fpga_manager.o
> > system_manager.o
> > ?obj-$(CONFIG_SPL_BUILD) += wrap_iocsr_config.o
> > wrap_pinmux_config.o??\
> > ?????????????????????????wrap_sdram_config.o
> > ?CFLAGS_wrap_iocsr_config.o???+= -I$(srctree)/board/$(BOARDDIR)
> > ?CFLAGS_wrap_pinmux_config.o??+= -I$(srctree)/board/$(BOARDDIR)
> > ?CFLAGS_wrap_pll_config.o?????+= -I$(srctree)/board/$(BOARDDIR)
> > ?CFLAGS_wrap_sdram_config.o???+= -I$(srctree)/board/$(BOARDDIR)
> > +endif
> > diff --git a/arch/arm/mach-socfpga/spl.c b/arch/arm/mach-
> > socfpga/spl.c
> > index fec4c7a..b514a01 100644
> > --- a/arch/arm/mach-socfpga/spl.c
> > +++ b/arch/arm/mach-socfpga/spl.c
> It seems like the only thing which happens in the spl.c for S10 is it
> calls spl_console_init(). In that case, just split the spl into gen5
> one
> and S10 one instead of polluting it with ifdefs.
>
Ok can split this out as already seeing different flow for S10
hardware.
Thanks
Chin Liang
next prev parent reply other threads:[~2016-10-17 15:34 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-13 8:32 [U-Boot] [PATCH v3 00/12] Add support for Stratix 10 SoC Chin Liang See
2016-10-13 8:32 ` [U-Boot] [PATCH v3 01/12] arm: socfpga: stratix10: Add SOCFPGA Stratix10 base address Chin Liang See
2016-10-16 15:31 ` Marek Vasut
2016-10-17 13:26 ` See, Chin Liang
2016-10-17 13:40 ` Marek Vasut
2016-10-17 15:02 ` Chin Liang See
2016-10-13 8:32 ` [U-Boot] [PATCH v3 02/12] arm: socfpga: rstmgr: Add Reset Manager for Stratix 10 Chin Liang See
2016-10-13 8:33 ` [U-Boot] [PATCH v3 03/12] arm: socfpga: rstmgr: Separate the " Chin Liang See
2016-10-13 8:33 ` [U-Boot] [PATCH v3 04/12] arm: socfpga: clkmgr: Separate the Clock " Chin Liang See
2016-10-16 15:33 ` Marek Vasut
2016-10-17 13:32 ` See, Chin Liang
2016-10-17 13:42 ` Marek Vasut
2016-10-17 15:07 ` Chin Liang See
2016-10-17 15:20 ` Marek Vasut
2016-10-17 15:28 ` Chin Liang See
2016-10-17 15:39 ` Marek Vasut
2016-10-17 15:59 ` Chin Liang See
2016-10-17 16:14 ` Marek Vasut
2016-10-18 3:22 ` Chin Liang See
2016-10-18 4:00 ` Marek Vasut
2016-10-18 3:34 ` Chin Liang See
2016-10-18 11:45 ` Marek Vasut
2016-10-13 8:33 ` [U-Boot] [PATCH v3 05/12] arm: socfpga: fpgamgr: Disable FPGA " Chin Liang See
2016-10-16 15:34 ` Marek Vasut
2016-10-17 13:35 ` See, Chin Liang
2016-10-17 13:42 ` Marek Vasut
2016-10-17 15:14 ` Chin Liang See
2016-10-17 15:20 ` Marek Vasut
2016-10-17 15:30 ` Chin Liang See
2016-10-17 15:39 ` Marek Vasut
2016-10-13 8:33 ` [U-Boot] [PATCH v3 06/12] arm: socfpga: misc: Separate the misc.c " Chin Liang See
2016-10-13 8:33 ` [U-Boot] [PATCH v3 07/12] arm: socfpga: sysmgr: Disable System Manager " Chin Liang See
2016-10-16 15:38 ` Marek Vasut
2016-10-17 15:21 ` Chin Liang See
2016-10-13 8:33 ` [U-Boot] [PATCH v3 08/12] arm: socfpga: mmu: Add memory map layout for Stratix 10 SoC Chin Liang See
2016-10-13 8:33 ` [U-Boot] [PATCH v3 09/12] arm: socfpga: stratix10: Add board directory for Stratix 10 socdk Chin Liang See
2016-10-16 15:39 ` Marek Vasut
2016-10-17 15:32 ` Chin Liang See
2016-10-17 15:40 ` Marek Vasut
2016-10-13 8:33 ` [U-Boot] [PATCH v3 10/12] arm: dts: socfpga: Add dts " Chin Liang See
2016-10-13 8:33 ` [U-Boot] [PATCH v3 11/12] arm: socfpga: Add SPL support for Stratix 10 SoC Chin Liang See
2016-10-16 15:41 ` Marek Vasut
2016-10-17 15:34 ` Chin Liang See [this message]
2016-10-17 15:40 ` Marek Vasut
2016-10-13 8:33 ` [U-Boot] [PATCH v3 12/12] arm: socfpga: Add support for Stratix 10 SoC dev kit Chin Liang See
2016-10-16 15:49 ` Marek Vasut
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1476718496.4286.21.camel@altera.com \
--to=clsee@altera.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox