From: Chin Liang See <chin.liang.see@intel.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] Macronix NOR_SPI and Quad I/O
Date: Mon, 28 Nov 2016 13:17:20 +0700 [thread overview]
Message-ID: <1480313840.2085.0.camel@intel.com> (raw)
In-Reply-To: <CAD6G_RRdStYONH_3vMs17rtqTGw=OBCpZ7U21LdZs2vKZNfgZw@mail.gmail.com>
On Sab, 2016-11-26 at 08:43 +0530, Jagan Teki wrote:
> On Fri, Nov 25, 2016 at 10:07 PM, Champ, Andy <andycham@amazon.co.uk>
> wrote:
> >
> > Hi all,
> >
> >
> > in the table in drivers/mtd/spi/spi_flash_ids.c there is a flag
> > WR_QPP set against Macronix devices (including the ones Dumitru is
> > just adding).
> >
> >
> > This is used when programming the devices on a 4-bit bus to select
> > the command to use for programming - either CMD_QUAD_PAGE_PROGRAM
> > (0x32) or CMD_PAGE_PROGRAM (0x2).
> >
> >
> > The Macronix devices that I have a spec for do not mention command
> > 0x32. Each of the devices that I have a spec for ( MX25L25635F
> > MX25U51245G MX25V8035F and MX25V1635F ) use command 0x38 instead.
> We need to fix this, till now no Macronix has been tested with QUAD I
> think, please send the suitable fix will review.
>
Too bad that I don't have any Macronix part with me too.
Thanks
Chin Liang
> thanks!
> --
> Jagan Teki
> Free Software Engineer | www.openedev.com
> U-Boot, Linux | Upstream Maintainer
> Hyderabad, India.
>
> ________________________________
>
> Confidentiality Notice.
> This message may contain information that is confidential or
> otherwise protected from disclosure. If you are not the intended
> recipient, you are hereby notified that any use, disclosure,
> dissemination, distribution, or copying of this message, or any
> attachments, is strictly prohibited. If you have received this
> message in error, please advise the sender by reply e-mail, and
> delete the message and any attachments. Thank you.
next prev parent reply other threads:[~2016-11-28 6:17 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-11-25 16:37 [U-Boot] Macronix NOR_SPI and Quad I/O Champ, Andy
2016-11-26 3:13 ` Jagan Teki
2016-11-28 6:17 ` Chin Liang See [this message]
2016-11-28 9:59 ` Champ, Andy
2016-11-28 15:49 ` Bacrau, Dumitru
2016-11-28 15:59 ` Champ, Andy
2016-11-28 17:33 ` Bacrau, Dumitru
2016-11-28 17:47 ` Champ, Andy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1480313840.2085.0.camel@intel.com \
--to=chin.liang.see@intel.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox