[U-Boot] [PATCH 02/10] arm: socfpga: arria10: Added config option build for SPL

Marek Vasut
2016-12-19T07:56:20Z

On 12/19/2016 05:04 AM, Chee, Tien Fong wrote:
> On Jum, 2016-12-09 at 14:02 +0100, Marek Vasut wrote:
>> On 12/09/2016 10:46 AM, Chee, Tien Fong wrote:
>>>
>>> On Rab, 2016-12-07 at 14:54 +0100, Marek Vasut wrote:
>>>>
>>>> On 12/07/2016 11:57 AM, Chee, Tien Fong wrote:
>>>>>
>>>>>
>>>>> On Sel, 2016-12-06 at 13:47 +0100, Marek Vasut wrote:
>>>>>>
>>>>>>
>>>>>> On 12/06/2016 08:52 AM, Chee Tien Fong wrote:
>>>>>>>
>>>>>>>
>>>>>>>
>>>>>>> From: Tien Fong Chee <tien.fong.chee@intel.com>
>>>>>>>
>>>>>>> These changes to ensure Arria10 SPL build success.
>>>>>> Please reword the commit message, mention you're removing the
>>>>>> Arria10
>>>>>> bits. Still, this does not even apply on mainline, on top of
>>>>>> what
>>>>>> does
>>>>>> this apply ?
>>>>>>
>>>>> I disabled some features temporary, so SPL build can pass and
>>>>> print
>>>>> out
>>>>> working. I will enable these features back in upcoming patches.
>>>>> This is
>>>>> base on 01-arria10 branch.
>>>> But this patch seems to only enable stuff ... ?
>>>>
>>> Enable the spl. Disable SPI flash temporary, for preventing build
>>> failed, but this will be enabled back with upcoming patches for
>>> supporting SPI flash.
>> What's the problem with SPI flash ? I thought it's the same block as
>> in
>> C/A 5 ?
>>
> Some compilation error, but i haven't checked it out what errors
> causing the build failed. My plan is to have SPL and print out working,
> then following boot from SDMMC, FPGA configuration, DDR up. Once
> booting from SDMMC working, i will work to boot from QSPI and NAND
> too.

MW is now closed, so you can focus on fixing the CQSPI too, it shouldn't
be too hard.

--
Best regards,
Marek Vasut