From mboxrd@z Thu Jan  1 00:00:00 1970
From: Chee, Tien Fong <tien.fong.chee@intel.com>
Date: Mon, 9 Jan 2017 03:43:05 +0000
Subject: [U-Boot] [v3 21/30] arm: socfpga: arria10: Enhanced
 socfpga_arria10_defconfig to support SPL
In-Reply-To: <c713edf5-6109-c47f-7816-f6ed4375296f@kernel.org>
References: <1483701599-15504-1-git-send-email-tien.fong.chee@intel.com>
 <1483701599-15504-21-git-send-email-tien.fong.chee@intel.com>
 <c713edf5-6109-c47f-7816-f6ed4375296f@kernel.org>
Message-ID: <1483933384.2665.9.camel@intel.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Jum, 2017-01-06 at 12:12 -0600, Dinh Nguyen wrote:
> 
> On 01/06/2017 05:19 AM, Chee Tien Fong wrote:
> > 
> > From: Tien Fong Chee <tien.fong.chee@intel.com>
> > 
> > Enhanced defconfig file for Arria10 to enable SPL build and
> > supporting
> > device tree build for SDMMC.
> > 
> > Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
> > Cc: Marek Vasut <marex@denx.de>
> > Cc: Dinh Nguyen <dinguyen@kernel.org>
> > Cc: Chin Liang See <chin.liang.see@intel.com>
> > Cc: Tien Fong <skywindctf@gmail.com>
> > ---
> > Changes for V3
> > - no changes
> > Changes for V2
> > - Removed boot header info setup since it already fixed in mainline
> > ---
> You can probably just roll this patch together with the previous
> patch?
> for socfpga_arria10_defconfig "[v3 07/30] arm: socfpga: arria10: add
> socfpga_arria10_defconfig"
> 
> Dinh

Okay, noted.